1

Freelance Asic Verification Engineer Jobs in Arizona

Design Verification Engineer

Chandler, AZ · On-site

$133K - $163K/yr

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal ... Significant industry experience in silicon design and/or ASIC verification. * Strong proficiency ...

Staff Design Verification Engineer

Chandler, AZ · On-site

$133K - $163K/yr

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal ... Significant industry experience in silicon design and/or ASIC verification. * Strong proficiency ...

FPGA Engineer

Tucson, AZ · On-site

$122K - $157K/yr

FPGA Engineer Develop FPGA designs including: Xilinx, Altera,and Microsemi. Designs are implemented ... ASIC verification (SystemVerilog coding with UVM) • Xilinx or Microsemi devices and flow tools ...

FPGA Engineer with Security Clearance

Tucson, AZ · On-site

$115K - $147K/yr

FPGA Engineer * Tucson, AZ FPGA Engineer Develop FPGA designs including: Xilinx, Altera, and ... ASIC verification (SystemVerilog coding with UVM) • Xilinx or Microsemi devices and flow tools ...

next page

Showing results 1-20

Freelance Asic Verification Engineer information

What does a freelance ASIC verification engineer do?

A Freelance ASIC Verification Engineer is responsible for testing and verifying the functionality of Application-Specific Integrated Circuits (ASICs) before they are manufactured. They create and execute verification plans, develop testbenches, and use simulation tools to ensure the design works as intended. Working on a freelance basis, they often collaborate remotely with chip design teams and may handle multiple projects for different clients.

What are the key skills and qualifications needed to thrive as a freelance ASIC verification engineer?

To thrive as a Freelance ASIC Verification Engineer, you need a strong background in digital design, verification methodologies, and hardware description languages such as Verilog or VHDL, often supported by a degree in electrical or computer engineering. Familiarity with industry-standard tools like UVM, SystemVerilog, simulation environments, and version control systems is essential, and professional certifications in verification methodologies can be advantageous. Excellent problem-solving skills, attention to detail, and clear communication are crucial soft skills for collaborating remotely with clients and teams. These competencies ensure efficient identification and resolution of design issues, leading to robust and reliable ASIC products in competitive project timelines.

What are some common challenges faced by freelance ASIC verification engineers, and how can they be managed?

Freelance ASIC Verification Engineers often face challenges such as integrating into new teams quickly, adapting to varying verification methodologies, and managing project timelines remotely. To overcome these, it's helpful to establish clear communication channels with the client, familiarize yourself with their specific tools and processes early on, and set realistic expectations about deliverables. Building a strong professional network and staying updated on industry-standard verification languages like SystemVerilog and UVM can also make transitions between projects smoother.

What is the difference between Freelance Asic Verification Engineer vs Hardware Design Engineer?

AspectFreelance Asic Verification EngineerHardware Design Engineer
CredentialsTypically requires a degree in Electrical Engineering or Computer Engineering, with experience in verification toolsRequires a degree in Electrical Engineering or Computer Engineering, with skills in circuit design and HDL languages
Work EnvironmentOften remote, project-based, working independently or with contract teamsUsually in-office or on-site, part of a design team within a company
Industry UsageCommon in semiconductor, electronics, and chip design industries for verification tasksUsed in semiconductor, consumer electronics, and hardware manufacturing industries for designing chips and systems

The main difference is that Freelance Asic Verification Engineers focus on verifying chip designs independently or on a contract basis, while Hardware Design Engineers are involved in creating and designing hardware components within a company. Both roles require similar educational backgrounds but differ in work environment and specific responsibilities.

What are the most commonly searched types of Asic Verification Engineer jobs in Arizona?

The most popular types of Asic Verification Engineer jobs in Arizona are:

What are popular job titles related to Freelance Asic Verification Engineer jobs in Arizona?

For Freelance Asic Verification Engineer jobs in Arizona, the most frequently searched job titles are:

What job categories do people searching Freelance Asic Verification Engineer jobs in Arizona look for?

The top searched job categories for Freelance Asic Verification Engineer jobs in Arizona are:

What cities in Arizona are hiring for Freelance Asic Verification Engineer jobs?

Cities in Arizona with the most Freelance Asic Verification Engineer job openings:

Design Verification Engineer

Cirrus Logic

Chandler, AZ • On-site

$133K - $163K/yr

Full-time

Re-posted 26 days ago


Key responsibilities

  • Develop comprehensive verification plans aligned with design and system requirements.

  • Perform functional verification of custom mixed-signal ASICs at block and chip level.

  • Design and implement UVM-based testbenches, including infrastructure, scoreboards, checkers, and assertions.


Job description

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world's top consumer brands. Cirrus Logic is also known for its award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn't do it without our extraordinary workforce - and that's where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career!
We are seeking an experienced and innovative Design Verification Engineer to join a world-class silicon design verification team. This role partners closely with digital and analog designers, systems and applications engineers, firmware/software teams, and manufacturing test to deliver high-quality mixed-signal IC solutions. You will be responsible for end-to-end functional verification across block-level and chip-level designs, contributing to advanced verification methodologies and infrastructure.
This position offers exposure to multiple verification domains including UVM-based testbench development, formal verification, hardware emulation/acceleration, gate-level simulations, and software-driven verification in a highly collaborative and technically rigorous environment.
Responsibilities:
  • Develop comprehensive verification plans aligned with design and system requirements.
  • Perform functional verification of custom mixed-signal ASICs at block and chip level.
  • Design and implement UVM-based testbenches, including infrastructure, scoreboards, checkers, and assertions.
  • Create directed and constrained-random test suites to ensure robust functional coverage.
  • Implement, analyze, and drive functional and code coverage, including coverage closure.
  • Conduct failure analysis, regression triage, and debug, resolving functional and timing-related issues.
  • Run and debug gate-level simulations, including timing violations and back-annotation issues.
  • Develop and maintain digital and mixed-signal behavioral models to support verification.
  • Support verification flow and infrastructure development, including regressions and automation.
  • Collaborate cross-functionally with digital/analog design, systems, applications, firmware/software, and manufacturing test teams.
  • Contribute to both pre-silicon verification and post-silicon validation efforts.
  • Proactively improve verification methodologies, processes, and best practices.

Required Knowledge, Skills, and Experience:
  • Bachelor's, Master's, or PhD in Electrical Engineering, Computer Engineering, or a related field.
    • Bachelor's with 2+ years of relevant experience.
    • Master's with 0+ years of relevant experience.
  • Significant industry experience in silicon design and/or ASIC verification.
  • Strong proficiency with HDLs: Verilog and/or VHDL.
  • Strong proficiency with HVLs: SystemVerilog with UVM (or OVM/AVM/Vera).
  • Solid understanding of digital design principles and system architecture.
  • Hands-on experience with:
    • Testbench architecture and stimulus generation
    • Regression execution and debug
    • Coverage analysis and closure
  • Ability to work effectively in a cross-disciplinary, team-oriented environment.

Preferred Knowledge, Skills, and Experience:
  • Experience verifying mixed-signal ASICs in complex SoC environments.
  • Knowledge of signal processing concepts relevant to mixed-signal designs.
  • Experience with SystemVerilog Assertions (SVA).
  • Exposure to or hands-on experience with:
    • Formal verification
    • Hardware emulation or acceleration
    • Software-driven verification
  • Demonstrated ability to evaluate, debug, and improve verification flows and methodologies.

#LI-Hybrid
#LI-EK1
#HOTT
Export control restrictions based upon applicable laws and regulations would prohibit candidates who are nationals of certain embargoed countries from working in this position without Cirrus Logic first obtaining an export license. Candidates for this role must be able to access technical data without a requirement for an export license. We are unable to sponsor or obtain export licenses for this role.
Cirrus Logic strives to select the best qualified applicant for any opening. Different approaches, ideas and points of view are both valued and respected. Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.