ZipRecruiter

Log In

1

New Grad Asic Design Verification Engineer Jobs in Arizona

Cirrus Logic

Design Verification Engineer

Chandler, AZ · On-site

$133K - $163K/yr

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal ... Significant industry experience in silicon design and/or ASIC verification. * Strong proficiency ...

Cirrus Logic

Staff Design Verification Engineer

Chandler, AZ · On-site

$133K - $163K/yr

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal ... Significant industry experience in silicon design and/or ASIC verification. * Strong proficiency ...

Intel

IP Design Verification Engineer

Phoenix, AZ

$141K - $200K/yr

Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the ... Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom ...

next page

Showing results 1-20

All JobsNew Grad Asic Design Verification Engineer JobsNew Grad Asic Design Verification Engineer Jobs in Arizona

New Grad Asic Design Verification Engineer information

What does a New Grad ASIC Design Verification Engineer do?

A New Grad ASIC Design Verification Engineer is responsible for testing and validating the design of Application-Specific Integrated Circuits (ASICs) to ensure they meet functional and performance specifications. They typically create testbenches, develop verification plans, write test cases using hardware description languages like SystemVerilog, and debug issues found during simulations. This role is crucial for catching design flaws before manufacturing, working closely with design engineers and using both manual and automated verification methods. As a new graduate, you will learn industry-standard verification methodologies and tools while contributing to the success of the silicon development process.

What are the key skills and qualifications needed to thrive as a New Grad ASIC Design Verification Engineer, and why are they important?

To thrive as a New Grad ASIC Design Verification Engineer, you need a solid understanding of digital design principles, hardware description languages (such as Verilog or VHDL), and a relevant degree in electrical or computer engineering. Familiarity with industry-standard verification tools and environments like SystemVerilog, UVM, and simulation/debugging platforms is typically required. Strong analytical thinking, attention to detail, and effective teamwork skills help you excel in diagnosing issues and collaborating with design teams. These skills and qualities ensure robust verification processes that lead to functional, reliable ASIC products.

What is the difference between New Grad Asic Design Verification Engineer vs New Grad Digital Design Engineer?

AspectNew Grad Asic Design Verification EngineerNew Grad Digital Design Engineer
Required SkillsHardware verification, simulation, scripting, HDL knowledgeDigital circuit design, HDL coding, logic design
Work EnvironmentVerification labs, simulation tools, hardware testingDesign teams, FPGA/ASIC development, coding
Industry UsagePrimarily in semiconductor and chip companiesBroadly in electronics, semiconductor, and tech firms

While both roles require HDL knowledge and work in semiconductor environments, the New Grad Asic Design Verification Engineer focuses on verifying and testing ASIC designs, whereas the New Grad Digital Design Engineer is involved in designing digital circuits. Both roles are essential in chip development but differ in their primary responsibilities and skill emphasis.

What are some common challenges new graduates face when starting as an ASIC Design Verification Engineer, and how can they overcome them?

New grad ASIC Design Verification Engineers often encounter challenges such as understanding complex verification environments, learning industry-standard tools and methodologies like UVM, and effectively debugging hardware designs. To overcome these, it's helpful to actively seek mentorship from experienced team members, participate in code reviews, and utilize available documentation and training resources. Collaborating closely with designers and verification leads, asking questions, and consistently practicing hands-on simulations can accelerate learning and build confidence in tackling verification tasks.
What are popular job titles related to New Grad Asic Design Verification Engineer jobs in Arizona? For New Grad Asic Design Verification Engineer jobs in Arizona, the most frequently searched job titles are:
What job categories do people searching New Grad Asic Design Verification Engineer jobs in Arizona look for? The top searched job categories for New Grad Asic Design Verification Engineer jobs in Arizona are:
What cities in Arizona are hiring for New Grad Asic Design Verification Engineer jobs? Cities in Arizona with the most New Grad Asic Design Verification Engineer job openings:
New Grad Asic Design Verification Engineer jobs near you
Senior Design Verification Engineer

Senior Design Verification Engineer

Viasat, Inc.

Tempe, AZ

$176K - $264K/yr

Full-time

Posted 18 days ago

Viasat rating

6.3

Company rating: 6.3 out of 10

Based on 11 frontline employees who took The Breakroom Quiz

79th of 96 rated telecommunications companies

Job description

About us

One team. Global challenges. Infinite opportunities. At Viasat, we’re on a mission to deliver connections with the capacity to change the world. For more than 35 years, Viasat has helped shape how consumers, businesses, governments and militaries around the globe communicate. We’re looking for people who think big, act fearlessly, and create an inclusive environment that drives positive impact to join our team.


What you'll do

At Viasat, you will be joining a talented and motivated team of systems engineers, design engineers, and design verification engineers developing cutting edge communications technology with a focus on high quality and time to market. 

You will be working in a verification environment utilizing current tools and methodologies such as Universal Verification Methodology (UVM) and new DV AI agentic tools.  You will be asked to help evaluate and deploy new technologies for design verification as they become available.

As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs.  You will be responsible for:

  • Design verification planning including test plans
  • Testbench development using SystemVerilog/UVM
  • Hands-on debug with the design team
  • Ensuring quality via collection and analysis of coverage metrics including code and functional coverage
  • Managing regressions and compute resources
  • Tool evaluation and license management
  • Responsible for owning and driving technical issues to resolution

The day-to-day

  • Architecting Design Verification environments for ASICs and FPGAs.  

  • Working with RTL, System and software engineers to determine appropriate coverage closure for chip designs.

  • Create drivers, monitors, scoreboards, sequences, and model predictors for a variety of interfaces and designs.

  • Maintaining and communicating program schedule and task tracking (Agile Jira based).

  • Debugging failing tests, understanding both the UVM testbench and VHDL/Verilog source code, working closely with the RTL developers.


What you'll need
  • 8+ years Design Verification experience including UVM experience

  • Experience in UVM testbench creation and usage

  • Bachelor's Degree in Electrical Engineering, Computer Engineering or a related field

  • Experience with AI and agentic flow methodologies for design verification and chip development

  • Foundational knowledge of digital logic and timing considerations

  • Attention to detail, ability to follow process and coding guidelines, participate in code reviews and accept feedback

  • Experience with industry standard simulators such as Questa, Xcelium and VCS

  • Proven track record of work in UVM testbench development

  • US citizenship

  • Ability to travel up to 10%

  • Must be able to obtain a secret clearance

What will help you on the job

  • Strong written and verbal communication skills, ability to work with a geographically distributed team

  • Object oriented programming experience

  • Familiarity with designing and coding for testbench horizontal and vertical re-use

  • Familiarity with AI coding agents for design verificaiton

  • Ability to work independently, take initiative, and take ownership of tasks and results

#LI-AF1 


Salary range
$141,500.00 - $224,000.00 / annually.For specific work locations within San Jose, the San Francisco Bay area and New York City metropolitan area, the base pay range for this role is $176,000.00- $264,000.00/ annually
At Viasat, we consider many factors when it comes to compensation, including the scope of the position as well as your background and experience. Base pay may vary depending on job-related knowledge, skills, and experience. Additional cash or stock incentives may be provided as part of the compensation package, in addition to a range of medical, financial, and/or other benefits, dependent on the position offered. Learn more about Viasat's comprehensive benefit offerings that are focused on your holistic health and wellness at https://careers.viasat.com/benefits.
EEO Statement

Viasat is proud to be an equal opportunity employer, seeking to create a welcoming and diverse environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, gender, gender identity or expression, sexual orientation, national origin, ancestry, physical or mental disability, medical condition, marital status, genetics, age, or veteran status or any other applicable legally protected status or characteristic. If you would like to request an accommodation on the basis of disability for completing this on-line application, please click here.

Qualifications:
  • 8+ years Design Verification experience including UVM experience

  • Experience in UVM testbench creation and usage

  • Bachelor's Degree in Electrical Engineering, Computer Engineering or a related field

  • Experience with AI and agentic flow methodologies for design verification and chip development

  • Foundational knowledge of digital logic and timing considerations

  • Attention to detail, ability to follow process and coding guidelines, participate in code reviews and accept feedback

  • Experience with industry standard simulators such as Questa, Xcelium and VCS

  • Proven track record of work in UVM testbench development

  • US citizenship

  • Ability to travel up to 10%

  • Must be able to obtain a secret clearance
Education:UNAVAILABLEEmployment Type: FULL_TIME

What Viasat employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

ViaSat logo

About ViaSat

Sourced by ZipRecruiter

At Viasat, we're on a mission to deliver connections with the capacity to change the world. For more than 35 years, Viasat has helped shape how consumers, businesses, governments and militaries around the globe communicate.

Industry

Telecommunications

Company size

5,001 - 10,000 Employees

Headquarters location

Carlsbad, CA, US

Year founded

1986

View All ViaSat Jobs

Apply