ZipRecruiter

Log In

2

Asic Verification Engineer Remote Jobs (NOW HIRING)

Purple Hires Inc

Lead ASIC DFT Engineer

Plano, TX · Remote

... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.

FortifyIQ

Verification Engineer (Remote)

Salem, MA · Remote

$148K/yr

We're seeking a Verification Engineer to contribute to the validation of advanced chip designs. You'll help create and maintain UVM environments, write tests, and ensure functional coverage for high ...

K2 Space

ASIC Design Verification Engineer

$130K - $200K/yr

The Role We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the ...

K2 Space

Senior ASIC Design Verification Engineer

$170K - $250K/yr

The Role We are seeking a Senior ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the ...

Apex Informatics

ASIC Design Verification Engineer

$139K - $169K/yr

Define and implement IP/SoC verification plans and build verification test benches for IP/sub ... Bachelor's degree in Computer Science, Computer Engineering, or a related technical field, or ...

FortifyIQ

Senior Verification Engineer (Remote)

Salem, MA · Remote

$114K - $156K/yr

We're looking for a Senior Verification Engineer to play a key role in verifying complex SoC and subsystem designs. You'll work hands-on with design and architecture teams to ensure functionality ...

next page

Showing results 1-20

All JobsAsic Verification Engineer Remote Jobs

Asic Verification Engineer Remote information

See salary details

$88K

$156.1K

$207K

How much do asic verification engineer remote jobs pay per year?

As of Jun 27, 2026, the average yearly pay for asic verification engineer remote in the United States is $156,077.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $175,500.00 per year, depending on experience, location, and employer.

What does an ASIC Verification Engineer do?

An ASIC Verification Engineer is responsible for ensuring that an Application-Specific Integrated Circuit (ASIC) design functions as intended before it is manufactured. They develop and implement test plans, create verification environments using hardware description and verification languages like SystemVerilog or UVM, and run simulations to detect design flaws. Working remotely, these engineers collaborate with design teams using digital tools and communication platforms to review specifications, debug issues, and validate functionality. Their work is critical to reducing errors, saving costs, and ensuring high-quality chip production.

What are the main challenges of working remotely as an ASIC Verification Engineer, and how can they be addressed?

One of the main challenges of working remotely as an ASIC Verification Engineer is effective collaboration with design and verification teams, especially when debugging complex issues that benefit from real-time, face-to-face communication. Additionally, accessing hardware labs or simulation environments may require coordination with on-site colleagues. To address these challenges, it’s important to leverage video conferencing, screen sharing, and collaborative project management tools. Proactively communicating your progress and questions, and establishing regular check-ins with your team, can help ensure alignment and maintain productivity in a remote setup.

What is the difference between Asic Verification Engineer Remote vs Asic Design Engineer?

AspectAsic Verification Engineer RemoteAsic Design Engineer
Required CredentialsBachelor's/Master's in Electrical Engineering or Computer Engineering; FPGA/ASIC verification certificationsBachelor's/Master's in Electrical Engineering or Computer Engineering; VLSI design certifications
Work EnvironmentRemote, collaborative teams, virtual toolsTypically in-office or hybrid, design labs, CAD tools
Industry UsageCommon in semiconductor, electronics, and tech companies

While both roles require a strong background in VLSI and digital design, Asic Verification Engineers focus on testing and validating ASIC designs remotely, whereas Asic Design Engineers are involved in creating and designing ASICs, often working on-site. The roles share similar credentials but differ in daily tasks and work environment.

What are the key skills and qualifications needed to thrive as an ASIC Verification Engineer (Remote), and why are they important?

To thrive as an ASIC Verification Engineer (Remote), you need a solid background in digital design, verification methodologies, and hardware description languages such as Verilog or VHDL, often supported by a degree in electrical or computer engineering. Proficiency with simulation tools (e.g., Synopsys VCS, Cadence Xcelium), scripting languages (Python, Perl), and familiarity with UVM or SystemVerilog is typically required. Strong problem-solving skills, effective communication, and the ability to work independently and collaboratively in distributed teams are valuable soft skills. These competencies are crucial for ensuring robust chip validation, efficient remote collaboration, and successful project delivery in complex hardware development environments.
More about Asic Verification Engineer Remote jobs
What cities are hiring for Asic Verification Engineer Remote jobs? Cities with the most Asic Verification Engineer Remote job openings:
What are the most commonly searched types of Asic Verification Engineer jobs? The most popular types of Asic Verification Engineer jobs are:
What states have the most Asic Verification Engineer Remote jobs? States with the most job openings for Asic Verification Engineer Remote jobs include:
What job categories do people searching Asic Verification Engineer Remote jobs look for? The top searched job categories for Asic Verification Engineer Remote jobs are:
Asic Verification Engineer Remote jobs near you
Infographic showing various Asic Verification Engineer Remote job openings in the United States as of June 2026, with employment types broken down into 78% Full Time, 6% Part Time, and 16% Contract. Highlights an 1% In-person, and 99% Remote job distribution, with an average salary of $156,077 per year, or $75 per hour.
Design Verification Engineer - Remote - Contract opportunity

Design Verification Engineer - Remote - Contract opportunity

Zodiac Solutions

Irvine, CA • Remote

$139K - $169K/yr

Contractor

Posted 4 days ago

Job description

Role – Design Verification Engineer

Location – Remote (must be aligned with PST time zone)

Duration- Contract opportunity

 Job Description and other details –

We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon. 

Qualifications 

  • B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
  • 3+ years of experience in ASIC/SoC verification.
  • Solid understanding of SystemVerilog, digital logic, and hardware verification flows.
  • Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision) and coverage tool.
  • Experience with test planning, testbench development, constrained-random testing, and coverage analysis.
  • Familiarity with a scripting language (ex: Python, Perl, TCL) and revision control system (ex: Git). 

Responsibilities 

  • Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
  • Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
  • Write SystemVerilog Assertions (SVA) and integrate formal verification where appropriate.
  • Drive constrained-random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
  • Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.
  • Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.
  • Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.
  • Participate in design reviews and microarchitecture discussions.