Implement specifications/designs in RTL and coordinate the work of other junior designers to ... Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom ...
Implement specifications/designs in RTL and coordinate the work of other junior designers to ... Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom ...
Staff Digital Design Engineer (AI/ML)
Chandler, AZ · On-site
$133K/yr
About the Role As a Staff Digital Design Engineer, you will develop complex digital subsystems ... Execute RTL design, coding, and optimization in Verilog/SystemVerilog for performance, area, and ...
Staff Digital Design Engineer (AI/ML)
Chandler, AZ · On-site
$133K/yr
About the Role As a Staff Digital Design Engineer, you will develop complex digital subsystems ... Execute RTL design, coding, and optimization in Verilog/SystemVerilog for performance, area, and ...
Staff Digital Design Engineer (AI/ML)
Chandler, AZ · On-site
$133K/yr
About the Role As a Staff Digital Design Engineer, you will develop complex digital subsystems ... Execute RTL design, coding, and optimization in Verilog/SystemVerilog for performance, area, and ...
Staff Digital Design Engineer (AI/ML)
Chandler, AZ · On-site
$133K/yr
About the Role As a Staff Digital Design Engineer, you will develop complex digital subsystems ... Execute RTL design, coding, and optimization in Verilog/SystemVerilog for performance, area, and ...
This Hardware Engineering position is located in San Jose, CA, and is open to remote applicants ... Design, document, and develop ASIC packages for high-volume, high-quality release, including post ...
This Hardware Engineering position is located in San Jose, CA, and is open to remote applicants ... Design, document, and develop ASIC packages for high-volume, high-quality release, including post ...
Complete high-quality, area-optimal, low-power RTL design using industry-standard hardware ... Collaborate with architects, analog designers, test/product/quality/bench engineers and software ...
Complete high-quality, area-optimal, low-power RTL design using industry-standard hardware ... Collaborate with architects, analog designers, test/product/quality/bench engineers and software ...
Sr Advanced ASIC FPGA Engineer-(Sign-on Bonus Available)
Scottsdale, AZ · Hybrid
$152K - $169K/yr
Duties and Tasks: • Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments ...
Sr Advanced ASIC FPGA Engineer-(Sign-on Bonus Available)
Scottsdale, AZ · Hybrid
$152K - $169K/yr
Duties and Tasks: • Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments ...
Senior Digital Design Engineer
Chandler, AZ · On-site
$133K/yr
Complete high-quality, area-optimal, low-power RTL design using industry-standard hardware ... Collaborate with architects, analog designers, test/product/quality/bench engineers and software ...
Senior Digital Design Engineer
Chandler, AZ · On-site
$133K/yr
Complete high-quality, area-optimal, low-power RTL design using industry-standard hardware ... Collaborate with architects, analog designers, test/product/quality/bench engineers and software ...
Sr Advanced ASIC FPGA Engineer-(Sign-on Bonus Available)
Scottsdale, AZ · On-site
$152K - $169K/yr
Responsibilities for this Position Duties and Tasks: • Responsible for definition, design ... ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array ...
Sr Advanced ASIC FPGA Engineer-(Sign-on Bonus Available)
Scottsdale, AZ · On-site
$152K - $169K/yr
Responsibilities for this Position Duties and Tasks: • Responsible for definition, design ... ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array ...
Physical Design Engineer
Phoenix, AZ · On-site
$135K - $139K/yr
... ASIC/SoC design Min. * Qualifications: 0-1 yrs of exp. Enginner - CL11 & CL10 Master's degree in Electrical Eng. or Comp. Science RTL2GDSII exp. on advanced tech. nodes (7nm and below) Exp. w/low ...
Physical Design Engineer
Phoenix, AZ · On-site
$135K - $139K/yr
... ASIC/SoC design Min. * Qualifications: 0-1 yrs of exp. Enginner - CL11 & CL10 Master's degree in Electrical Eng. or Comp. Science RTL2GDSII exp. on advanced tech. nodes (7nm and below) Exp. w/low ...
Senior Design Verification Engineer
Tempe, AZ · On-site
$176K - $264K/yr
As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs. You will be responsible for: * Design ...
Senior Design Verification Engineer
Tempe, AZ · On-site
$176K - $264K/yr
As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs. You will be responsible for: * Design ...
Senior FPGA Design Engineer
$116K - $160K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Senior FPGA Design Engineer
$116K - $160K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Senior FPGA Design Engineer
$116K - $160K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Senior FPGA Design Engineer
$116K - $160K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Senior FPGA Design Engineer
$122K - $168K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Senior FPGA Design Engineer
$122K - $168K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Senior FPGA Design Engineer
Tucson, AZ · On-site
$116K - $160K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Senior FPGA Design Engineer
Tucson, AZ · On-site
$116K - $160K/yr
As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...
Position Overview We seek a Senior ASIC Design Engineer to provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and to perform ASIC physical ...
Position Overview We seek a Senior ASIC Design Engineer to provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and to perform ASIC physical ...
Position Overview We seek a Senior ASIC Design Engineer to provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and to perform ASIC physical ...
Position Overview We seek a Senior ASIC Design Engineer to provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and to perform ASIC physical ...
Senior Design Verification Engineer
$176K - $264K/yr
As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs. You will be responsible for: * Design ...
Senior Design Verification Engineer
$176K - $264K/yr
As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs. You will be responsible for: * Design ...
AZ · On-site
$176K - $264K/yr
As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs. You will be responsible for: * Design ...
AZ · On-site
$176K - $264K/yr
As a Design Verification Engineer, you will be part of a verification team responsible for the full cycle of RTL verification for FPGA and ASIC designs. You will be responsible for: * Design ...
We are seeking an experienced, self-motivated, and passionate engineer to lead, architect, and ... RTL Design and Implementation: Use Verilog and SystemVerilog to design digital blocks, subsystems ...
We are seeking an experienced, self-motivated, and passionate engineer to lead, architect, and ... RTL Design and Implementation: Use Verilog and SystemVerilog to design digital blocks, subsystems ...
If you are an engineer who enjoys equally RTL and low-level C, this team will give you the ... Familiarity with RTL design using Verilog or SystemVerilog * Understanding of digital logic design ...
If you are an engineer who enjoys equally RTL and low-level C, this team will give you the ... Familiarity with RTL design using Verilog or SystemVerilog * Understanding of digital logic design ...
Temporary Asic Rtl Design Engineer information
What is the difference between Temporary Asic Rtl Design Engineer vs Temporary FPGA Design Engineer?
| Aspect | Temporary Asic Rtl Design Engineer | Temporary FPGA Design Engineer |
|---|---|---|
| Primary Focus | Designing RTL code for ASIC chips | Designing FPGA logic and configurations |
| Skills & Certifications | Verilog/VHDL, ASIC design flow, simulation tools | Verilog/VHDL, FPGA development tools, synthesis |
| Work Environment | Semiconductor companies, ASIC design teams | FPGA development labs, prototyping environments |
| Industry Usage | Used in high-volume chip manufacturing | Used for prototyping, testing, and low-volume products |
Both roles involve RTL design using Verilog or VHDL, but the Temporary Asic Rtl Design Engineer focuses on ASIC chip development, while the Temporary FPGA Design Engineer specializes in FPGA-based prototyping and testing. The choice depends on whether the project aims for mass production or flexible, rapid development.
What are the most commonly searched types of Asic Rtl Design Engineer jobs in Arizona? The most popular types of Asic Rtl Design Engineer jobs in Arizona are:
What are popular job titles related to Temporary Asic Rtl Design Engineer jobs in Arizona? For Temporary Asic Rtl Design Engineer jobs in Arizona, the most frequently searched job titles are:
What job categories do people searching Temporary Asic Rtl Design Engineer jobs in Arizona look for? The top searched job categories for Temporary Asic Rtl Design Engineer jobs in Arizona are:
What cities in Arizona are hiring for Temporary Asic Rtl Design Engineer jobs? Cities in Arizona with the most Temporary Asic Rtl Design Engineer job openings:
Full-time
Medical, Retirement, PTO
Posted 16 days ago
Intel rating
8.8
Based on 143 frontline employees who took The Breakroom Quiz
8th of 139 rated electronics manufacturers
Job description
Job Details:Job Description:
As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high-speed and mixed signal IP designs at Intel. Your contributions will directly impact the development of cutting-edge technologies that enable the integration of functional units, IP blocks, and subsystems into full chip designs. This position is at the forefront of innovation, requiring collaboration with cross-functional teams to define architecture and microarchitecture features, optimize performance, and ensure design integrity. Your work will drive Intel's success in achieving power, performance, and area goals, empowering our customers with industry-leading solutions.
Key Responsibilities:
Develop architecture and microarchitecture specifications for the logic components and contribute to the overall system architecture decisions
Implement specifications/designs in RTL and coordinate the work of other junior designers to deliver high-quality, complex logic blocks
Develop behavioral models that represent analog and mixed-signal circuit blocks using SystemVerilog
Run simulations and debug using logic, mixed-signal validation and AMS simulation tools
Ensure high-quality designs by using industry standard tools such as linting and CDC analysis
Support the physical design team in implementing your designs, including synthesis and timing closure
Work with the pre-silicon validation/verification team to develop test plans and verification collateral
Work with post-silicon validation teams to resolve post-silicon issues
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Knowledge and/or experience listed below would be obtained through a combination of your school, work and/or classes and/or research and/or relevant previous job and/or internship experiences.
Minimum Qualifications:
- BS degree in Electrical Engineering or Computer Engineering or similar field of study with 4+ years relevant experience
- -OR- MS degree in Electrical Engineering or Computer Engineering or similar field of study with 3+ years relevant experience.
- Experience with standard digital design concepts such as FSM design techniques
- Experience with SystemVerilog
- Experience with computer architecture, analog design, ADC/DAC designs, communications theory, and/or microarchitecture design concepts
- Experience producing high-level architecture that meets internal and industry-standard specifications.
- Comfortable working with a high level of independence.
- Experience with multiple clock-domain design
Preferred Qualifications:
- BS degree in Electrical Engineering or Computer Engineering or similar field of study with 10+ years relevant experience
- -OR- MS degree in Electrical Engineering or Computer Engineering or similar field of study with 8+ years relevant experience.
- Able to work highly independently, guide other junior team members and make contributions that increase the productivity of the entire design team
- Excellent communication and interpersonal skills
- Experience with both logic and analog circuits as well as with analog behavioral modeling
- Knowledge of mixed-signal validation, signal and systems analysis
- Knowledge of High-Speed I/O protocol stacks (UCIe, PCIe, USB, etc.)
- Experience with scripting languages e.g. Perl, bash/csh and Python is highly desirable
- Proven record of coordinating/guiding other designers to deliver large complex logic blocks
- Experience using RTL quality tools such as linting and CDC analysis and supporting team adoption and usage
- Experience with low-power design, power gating and multiple power-domain design
- Experience with writing, testing, packaging and releasing firmware
- Experience writing, testing and supporting front-end automation and packaging flows
- Experience using AI tools as a productivity booster in all aspects of the IP design process
- Strong analytical debugging skills, with a creative approach to problem-solving
Join us in redefining technology and engineering challenges. Apply today and become part of a team where your expertise drives meaningful change and innovation.
Job Type:College GradShift:Shift 1 (United States of America)Primary Location: US, Oregon, HillsboroAdditional Locations:US, Arizona, Phoenix, US, California, Santa ClaraBusiness group:The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
About Intel
Sourced by ZipRecruiter
Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1968