PD Intern
San Jose, CA ยท On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... RTL design decisions. We are looking for Fall '26, Spring '27, and Summer '27 interns. You may be a ...
Quick apply
San Jose, CA ยท On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... RTL design decisions. We are looking for Fall '26, Spring '27, and Summer '27 interns. You may be a ...
Quick apply
San Jose, CA ยท On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... RTL design decisions. We are looking for Fall '26, Spring '27, and Summer '27 interns. You may be a ...
San Jose, CA ยท On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... RTL design decisions. We are looking for Fall '26, Spring '27, and Summer '27 interns. You may be a ...
San Jose, CA ยท On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... RTL design decisions. We are looking for Fall '26, Spring '27, and Summer '27 interns. You may be a ...
$50/hr
As a Physical Design Intern, you'll work hands-on from synthesis through tapeout, collaborating ... End-to-end physical design flow-from RTL handoff to final tapeout * Deep dive into timing, power ...
$50/hr
As a Physical Design Intern, you'll work hands-on from synthesis through tapeout, collaborating ... End-to-end physical design flow-from RTL handoff to final tapeout * Deep dive into timing, power ...
San Jose, CA ยท On-site
We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and ... Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ...
San Jose, CA ยท On-site
We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and ... Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ...
San Jose, CA ยท On-site
We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and ... Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ...
Quick apply
San Jose, CA ยท On-site
We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and ... Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ...
San Jose, CA ยท On-site
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
San Jose, CA ยท On-site
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
San Jose, CA ยท On-site
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
Quick apply
San Jose, CA ยท On-site
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
As a Physical Design Intern, you will join a highly experienced team. Your key responsibilities ... Pursuing Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL, Digital ...
As a Physical Design Intern, you will join a highly experienced team. Your key responsibilities ... Pursuing Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL, Digital ...
As a Physical Design Intern, you will join a highly experienced team. Your key responsibilities ... Pursuing Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL, Digital ...
As a Physical Design Intern, you will join a highly experienced team. Your key responsibilities ... Pursuing Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL, Digital ...
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our ... It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating ...
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our ... It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating ...
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our ... It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating ...
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our ... It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating ...
San Jose, CA ยท On-site
$35 - $62/hr
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our ... It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating ...
San Jose, CA ยท On-site
$35 - $62/hr
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our ... It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating ...
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our ... It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating ...
Design Engineering Intern The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our ... It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating ...
Austin, TX ยท On-site
$50/hr
As a Physical Design Intern, you'll work hands-on from synthesis through tapeout, collaborating ... End-to-end physical design flow-from RTL handoff to final tapeout * Deep dive into timing, power ...
Austin, TX ยท On-site
$50/hr
As a Physical Design Intern, you'll work hands-on from synthesis through tapeout, collaborating ... End-to-end physical design flow-from RTL handoff to final tapeout * Deep dive into timing, power ...
San Francisco, CA ยท On-site
RTL Development for FPGA targeted applications * Work with multiple FPGAs and toolchains ... This could be DSP/radio design, software, hi-rel design (e.g. fault analysis & recover), etc.
San Francisco, CA ยท On-site
RTL Development for FPGA targeted applications * Work with multiple FPGAs and toolchains ... This could be DSP/radio design, software, hi-rel design (e.g. fault analysis & recover), etc.
San Jose, CA ยท On-site
$35 - $45/hr
About the Role We are seeking a Digital Hardware Intern to support the design, verification, and ... You'll contribute to RTL design, simulations, and performance optimization for real-world AI ...
San Jose, CA ยท On-site
$35 - $45/hr
About the Role We are seeking a Digital Hardware Intern to support the design, verification, and ... You'll contribute to RTL design, simulations, and performance optimization for real-world AI ...
$35 - $45/hr
About the Role We are seeking a Digital Hardware Intern to support the design, verification, and ... Youll contribute to RTL design, simulations, and performance optimization for real-world AI ...
$35 - $45/hr
About the Role We are seeking a Digital Hardware Intern to support the design, verification, and ... Youll contribute to RTL design, simulations, and performance optimization for real-world AI ...
As a Design Verification Engineer Intern on the SoC Digital Verification team, you will help ensure ... with RTL, architecture, and validation teams. What We Need * Help develop and maintain ...
As a Design Verification Engineer Intern on the SoC Digital Verification team, you will help ensure ... with RTL, architecture, and validation teams. What We Need * Help develop and maintain ...
As a Design Verification Engineer Intern on the SoC Digital Verification team, you will help ensure ... with RTL, architecture, and validation teams. What We Need * Help develop and maintain ...
As a Design Verification Engineer Intern on the SoC Digital Verification team, you will help ensure ... with RTL, architecture, and validation teams. What We Need * Help develop and maintain ...
$9.13 - $11.65
9% of jobs
$11.65 - $14.16
8% of jobs
$14.81 is the 25th percentile. Wages below this are outliers.
$14.16 - $16.67
28% of jobs
The median wage is $17.34 / hr.
$16.67 - $19.19
16% of jobs
$20.91 is the 75th percentile. Wages above this are outliers.
$19.19 - $21.70
20% of jobs
$21.70 - $24.21
9% of jobs
$24.21 - $26.73
4% of jobs
$26.73 - $29.24
1% of jobs
$29.24 - $31.75
1% of jobs
$31.75 - $34.27
1% of jobs
$34.27 - $36.78
2% of jobs
$9
$19
$36
| Aspect | Rtl Design Intern | Digital Design Intern |
|---|---|---|
| Required Credentials | Enrolled in Electrical Engineering, Computer Engineering, or related fields | Enrolled in Graphic Design, Visual Arts, or related fields |
| Work Environment | Semiconductor, electronics, or hardware companies | Advertising agencies, media companies, or tech firms |
| Industry Usage | Used in chip design, FPGA development, ASIC projects | Used in branding, UI/UX, digital media projects |
Rtl Design Interns focus on hardware description languages and chip design, working in electronics and semiconductor environments. Digital Design Interns typically work on visual and user interface projects in media or tech companies. While both roles involve design skills, they serve different industries and technical focuses, making them distinct internship paths within the broader digital and hardware design fields.

Other
Posted 21 days ago
About Etched
Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
Job Summary
As a Physical Design intern for Etched, you will be responsible for realizing our front-end designs in silicon, helping Etched to improve iteration speed to final signoff. You will assist in developing and running Physical Design flows to synthesize blocks, automate final design checks, and advise RTL design decisions. We are looking for Fall '26, Spring '27, and Summer '27 interns.
You may be a good fit if you have
Progress towards a Bachelorโs, Masterโs, or PhD degree in electrical engineering, computer engineering, or a related field.
Familiarity with high-speed digital logic
Exposure to ASIC or SoC design concepts
Familiarity with SystemVerilog, UVM, or Python
Familiarity with verification work and writing test benches
Familiarity with physical design flows and tooling
Are able to learn quickly about transformers and other aspects of modern artificial intelligence
Strong candidates may also have experience with
Familiarity with modern ML and LLM model architectures
Familiarity with numerical representations and functions (RTL)
Familiarity with clocking and reset schemes (RTL/PD)
UVM or formal verification experience (DV)
โAbility to program with Python or another scripting language
We encourage you to apply even if you do not believe you meet every single qualification.
Program details
12-week paid internship
Generous housing support for those relocating
Daily lunch and dinner in our office
Based at our office in San Jose, CA
Direct mentorship from industry leaders and world-class engineers
Opportunity to work on one of the most important problems of our time
For any questions, contact internships@etched.com
How weโre different
Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system, betting early on transformer and transformer-like architectures and on increasing model sizes. Our addressable market is the entirety of inference, unlike many of our competitors.
We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.