1

Intern Analog Layout Design Engineer Jobs (NOW HIRING)

Analog Layout Design Engineer

Cupertino, CA ยท On-site

$249K/yr

Analog Layout Design Engineer We are currently looking for an Analog Layout Design Engineer for an onsite position in California with one of our clients. Based on your background, I wanted to reach ...

Analog Layout Design Engineer Job location: Santa Clara, CA, 95054 Job Duration: 3 Months, Contract to Hire * Experience with layout of cutting-edge high-performance, high-speed CMOS integrated ...

Seeking an experienced Analog Layout Design Engineer to work onsite in the Bay Area. Requirement/Must Have: * Minimum 15+ years of related experience with an associate degree. * Experience with ...

Analog Layout Engineer

San Jose, CA ยท On-site

$110K - $300K/yr

This role requires a strong understanding of analog design principles and the ability to work closely with the design team to meet project goals. Responsibilities: * Lead a team of layout engineers ...

Analog Design Engineer

Santa Clara, CA ยท On-site

$110K - $140K/yr

Description We are looking for qualified Analog design engineers who have a good understanding of ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

Analog Design Engineer

Irvine, CA ยท On-site

$110K - $150K/yr

We are looking forImage Sensor Analog Design Engineer for design and development of next generation ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

Analog Design Engineer

Irvine, CA ยท On-site

$110K - $150K/yr

We are looking for Image Sensor Analog Design Engineer for design and development of next ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

We are looking for qualified Analog design engineers who have a good understanding of analog ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

Sr. Analog Design Engineer

Santa Clara, CA ยท On-site

$130K - $150K/yr

We are looking for qualified Analog circuit design engineers who have a good understanding of ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

Analog Design Engineer

Santa Clara, CA ยท On-site

$110K - $140K/yr

We are looking for qualified Analog design engineers who have a good understanding of analog ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

Analog Layout Engineer

Austin, TX ยท On-site

$200K/yr

As an Analog Layout engineer, you'll play a crucial role in translating design concepts into silicon, collaborating closely with circuit designers, and leveraging advanced tools. Your work will ...

Sr. Analog Design Engineer

Santa Clara, CA ยท On-site

$130K - $150K/yr

Description We are looking for qualified Analog circuit design engineers who have a good ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

Analog Design Engineer

Irvine, CA ยท On-site

$110K - $150K/yr

Description We are looking for Image Sensor Analog Design Engineer for design and development of ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

next page

Showing results 1-20

Intern Analog Layout Design Engineer information

See salary details

$77K

$186.2K

$203K

How much do intern analog layout design engineer jobs pay per year?

As of Jul 19, 2026, the average yearly pay for intern analog layout design engineer in the United States is $186,238.00, according to ZipRecruiter salary data. Most workers in this role earn between $202,000.00 and $202,000.00 per year, depending on experience, location, and employer.

What is the difference between Intern Analog Layout Design Engineer vs Intern Digital Layout Design Engineer?

AspectIntern Analog Layout Design EngineerIntern Digital Layout Design Engineer
Required SkillsAnalog circuit fundamentals, layout design, SPICE simulationDigital circuit fundamentals, RTL design, layout automation tools
Work EnvironmentDesign teams focused on analog/mixed-signal ICsDesign teams focused on digital ICs and FPGA/ASIC design
Industry UsageSemiconductor companies, chip design firmsSemiconductor companies, FPGA/ASIC vendors

Intern Analog Layout Design Engineers focus on analog/mixed-signal IC layout, requiring knowledge of analog circuits and layout tools. Intern Digital Layout Design Engineers work on digital ICs, emphasizing digital design principles and automation. Both roles are common in semiconductor industries but differ in technical focus and tools used.

More about Intern Analog Layout Design Engineer jobs
What cities are hiring for Intern Analog Layout Design Engineer jobs? Cities with the most Intern Analog Layout Design Engineer job openings:
What are the most commonly searched types of Analog Layout Design Engineer jobs? The most popular types of Analog Layout Design Engineer jobs are:
What states have the most Intern Analog Layout Design Engineer jobs? States with the most job openings for Intern Analog Layout Design Engineer jobs include:
What job categories do people searching Intern Analog Layout Design Engineer jobs look for? The top searched job categories for Intern Analog Layout Design Engineer jobs are:
Infographic showing various Intern Analog Layout Design Engineer job openings in the United States as of July 2026, with employment types broken down into 91% Full Time, 5% Part Time, 2% Contract, 1% Nights, and 1% Summer. Highlights an 92% Physical, 2% Hybrid, and 6% Remote job distribution, with an average salary of $186,238 per year, or $89.5 per hour.
Analog Layout Design Engineer

Analog Layout Design Engineer

Apton Inc

Cupertino, CA โ€ข On-site

$249K/yr

Other

Posted 17 days ago


Job description

Analog Layout Design Engineer

We are currently looking for an Analog Layout Design Engineer for an onsite position in California with one of our clients. Based on your background, I wanted to reach out regarding this opportunity.

Key Requirements:

  • Minimum 6+ years of experience in Analog Layout Design.
  • Experience developing and leading complex IC layouts for high-speed applications in advanced CMOS FinFET technologies (7nm and below) at both block and chip levels.
  • Thorough knowledge of industry-standard EDA tools such as Cadence, Mentor, and Synopsys.
  • Experience with layout of high-performance analog mixed-signal blocks, including Transceivers, CMOS Drivers, High-Speed Data Converters, and PLLs.
  • Expertise in floor planning, block-level routing, and top-level chip assembly.
  • Knowledge of advanced layout techniques, including floor planning, layer generation, thermal-aware layout design, and electro-migration considerations.