ZipRecruiter

Log In

1

Internship Analog Layout Design Engineer Jobs (NOW HIRING)

Apton Inc

Analog Layout Design Engineer

Cupertino, CA · On-site

$249K/yr

Analog Layout Design Engineer We are currently looking for an Analog Layout Design Engineer for an onsite position in California with one of our clients. Based on your background, I wanted to reach ...

Superbeo

Analog Layout Design Engineer

Santa Clara, CA · On-site

Analog Layout Design Engineer Job location: Santa Clara, CA, 95054 Job Duration: 3 Months, Contract to Hire * Experience with layout of cutting-edge high-performance, high-speed CMOS integrated ...

TetraMem Inc

Analog Layout Engineer

San Jose, CA · On-site

$110K - $300K/yr

This role requires a strong understanding of analog design principles and the ability to work closely with the design team to meet project goals. Responsibilities: * Lead a team of layout engineers ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA · On-site

$110K - $140K/yr

Description We are looking for qualified Analog design engineers who have a good understanding of ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OmniVision Technologies

Analog Design Engineer

Irvine, CA

$110K - $150K/yr

We are looking forImage Sensor Analog Design Engineer for design and development of next generation ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OMNIVISION

Analog Design Engineer

Irvine, CA

$110K - $150K/yr

We are looking for Image Sensor Analog Design Engineer for design and development of next ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA

We are looking for qualified Analog design engineers who have a good understanding of analog ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OMNIVISION

Sr. Analog Design Engineer

Santa Clara, CA

$130K - $150K/yr

We are looking for qualified Analog circuit design engineers who have a good understanding of ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA

$110K - $140K/yr

We are looking for qualified Analog design engineers who have a good understanding of analog ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

Apple

Analog Layout Engineer

Austin, TX · On-site

$200K/yr

As an Analog Layout engineer, you'll play a crucial role in translating design concepts into silicon, collaborating closely with circuit designers, and leveraging advanced tools. Your work will ...

OMNIVISION

Sr. Analog Design Engineer

Santa Clara, CA · On-site

$130K - $150K/yr

Description We are looking for qualified Analog circuit design engineers who have a good ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

OMNIVISION

Analog Design Engineer

Irvine, CA · On-site

$110K - $150K/yr

Description We are looking for Image Sensor Analog Design Engineer for design and development of ... Perform the block level and transistor level layout design and optimization of sensor array readout ...

next page

Showing results 1-20

All JobsAnalog Layout Design Engineer JobsInternship Analog Layout Design Engineer Jobs

Internship Analog Layout Design Engineer information

See salary details

$77K

$186.2K

$203K

How much do internship analog layout design engineer jobs pay per year?

As of Jul 20, 2026, the average yearly pay for internship analog layout design engineer in the United States is $186,238.00, according to ZipRecruiter salary data. Most workers in this role earn between $202,000.00 and $202,000.00 per year, depending on experience, location, and employer.

What types of projects can an Internship Analog Layout Design Engineer expect to work on, and how is mentorship typically provided in this role?

As an Internship Analog Layout Design Engineer, you will often work on projects involving the physical layout of analog and mixed-signal circuits, such as amplifiers, ADCs, or power management blocks. You can expect to collaborate closely with senior layout engineers and circuit designers, receiving guidance on best practices, design reviews, and tool usage. Mentorship is typically provided through regular check-ins, code reviews, and informal Q&A sessions, allowing you to learn industry-standard CAD tools and layout methodologies while contributing to real silicon tape-outs.

What are the key skills and qualifications needed to thrive as an Internship Analog Layout Design Engineer, and why are they important?

To thrive as an Internship Analog Layout Design Engineer, you need a solid understanding of analog circuit fundamentals, semiconductor device physics, and coursework or experience in microelectronics. Familiarity with EDA tools such as Cadence Virtuoso, and exposure to industry standards like DRC/LVS checks, is typically required. Attention to detail, problem-solving ability, and effective communication are crucial soft skills for this role. These skills and qualifications are essential for creating reliable, efficient circuit layouts that meet technical specifications and support team collaboration in the design process.

What is the difference between Internship Analog Layout Design Engineer vs Analog Layout Design Engineer?

AspectInternship Analog Layout Design EngineerAnalog Layout Design Engineer
QualificationsEnrolled in or recent graduate of Electrical Engineering or related fieldBachelor's or Master's in Electrical Engineering or related field
Work EnvironmentInternship programs, entry-level projects, supervised tasksFull-time professional role, independent project work
ResponsibilitiesAssisting in layout design, learning tools, supporting senior engineersDesigning, optimizing, and verifying analog layouts independently

In summary, an Internship Analog Layout Design Engineer is a temporary, learning-focused role for students or recent graduates, while an Analog Layout Design Engineer is a full-time professional responsible for independent design tasks in the industry.

What does an Internship Analog Layout Design Engineer do?

An Internship Analog Layout Design Engineer assists in the design and layout of analog integrated circuits under the guidance of experienced engineers. Their responsibilities include translating circuit schematics into physical layouts using specialized software, ensuring that the design meets performance and manufacturing requirements. Interns may also run design rule checks (DRC) and layout versus schematic (LVS) verifications to ensure correctness. This role helps interns build skills in analog design, CAD tools, and an understanding of semiconductor manufacturing processes.
What cities are hiring for Internship Analog Layout Design Engineer jobs? Cities with the most Internship Analog Layout Design Engineer job openings:
What are the most commonly searched types of Analog Layout Design Engineer jobs? The most popular types of Analog Layout Design Engineer jobs are:
What states have the most Internship Analog Layout Design Engineer jobs? States with the most job openings for Internship Analog Layout Design Engineer jobs include:
Internship Analog Layout Design Engineer jobs near you
Analog Layout Design Engineer

Analog Layout Design Engineer

Apton Inc

Cupertino, CA • On-site

$249K/yr

Other

Posted 18 days ago

Job description

Analog Layout Design Engineer

We are currently looking for an Analog Layout Design Engineer for an onsite position in California with one of our clients. Based on your background, I wanted to reach out regarding this opportunity.

Key Requirements:

  • Minimum 6+ years of experience in Analog Layout Design.
  • Experience developing and leading complex IC layouts for high-speed applications in advanced CMOS FinFET technologies (7nm and below) at both block and chip levels.
  • Thorough knowledge of industry-standard EDA tools such as Cadence, Mentor, and Synopsys.
  • Experience with layout of high-performance analog mixed-signal blocks, including Transceivers, CMOS Drivers, High-Speed Data Converters, and PLLs.
  • Expertise in floor planning, block-level routing, and top-level chip assembly.
  • Knowledge of advanced layout techniques, including floor planning, layer generation, thermal-aware layout design, and electro-migration considerations.

Apply