ZipRecruiter

Log In

2

Remote Analog Layout Design Engineer Jobs (NOW HIRING)

Tenstorrent

Analog Design Engineer

North, SC · On-site +1

$100K - $500K/yr

This role is remote, based out of any in North America . We welcome candidates at various ... A hands-on owner for the full lifecycle: design, verification, layout interaction, tape-out, and ...

Impinj

Senior Staff Design Engineer, IC Layout

Work closely with the analog and digital design teams on floor planning, pin placement, power ... Support for remote work or a desk with a view. Weekly Q&A sessions with our executive team. Impinj ...

IC Enable

RFIC Layout Design (TSMC 4nm)

Richardson, TX · On-site +1

Remote Opportunity Available (if all qualifications are met) * Opportunity for W2 Employment or ... engineers and RF designers to build detailed transistor-level layout of RF and analog circuit ...

Sapsol Technologies Inc

Analog Design Engineer

$206K/yr

• Design of complex analog circuit card assemblies • Design, analysis, and verification of ... layout and packaging teams • Prepare and review technical documentation (test procedures ...

Renesas Electronics

Staff Analog Design Engineer

Chandler, AZ · On-site +1

$198K/yr

Lead the design, simulation, verification, and layout supervision of CMOS power management circuits ... Our people-first culture and global support system, including the remote work option and Employee ...

Renesas Electronics

Staff Analog Design Engineer

Chandler, AZ · On-site +1

$198K/yr

Lead the design, simulation, verification, and layout supervision of CMOS power management circuits ... Our people-first culture and global support system, including the remote work option and Employee ...

EdgeTech

Be Seen First

Senior Electrical Design Engineer

West Wareham, MA · Remote

$140K - $150K/yr

The Senior Electrical Design Engineer will design low-noise, mixed-signal, circuits/systems for ... in analog design with experience in low-noise techniques for circuit design and board layout · ...

Fresh Consulting

Sr. PCB Design Engineer

$70 - $80/hr

... analog and RF circuits. * Experience in PCB layout design constraints for mixed/RF signal, signal ... FRESH-- - Work on engineering and research assignments with F500 companies and startups. - The ...

next page

Showing results 1-20

All JobsAnalog Layout Design Engineer JobsRemote Analog Layout Design Engineer Jobs

Remote Analog Layout Design Engineer information

See salary details

$77K

$186.2K

$203K

How much do remote analog layout design engineer jobs pay per year?

As of Jul 29, 2026, the average yearly pay for remote analog layout design engineer in the United States is $186,238.00, according to ZipRecruiter salary data. Most workers in this role earn between $202,000.00 and $202,000.00 per year, depending on experience, location, and employer.

What is the difference between Remote Analog Layout Design Engineer vs Remote Digital Layout Design Engineer?

AspectRemote Analog Layout Design EngineerRemote Digital Layout Design Engineer
CredentialsBachelor's or Master's in Electrical Engineering, relevant certificationsBachelor's or Master's in Electrical Engineering, relevant certifications
Work EnvironmentDesigning analog circuits, working with CAD tools, detailed layout workDesigning digital circuits, FPGA/ASIC layout, logic optimization
Industry UsageSemiconductor companies, integrated circuit design firmsSemiconductor companies, FPGA/ASIC design firms

Both roles involve circuit layout design but focus on different circuit types. Analog layout engineers work on continuous signal circuits, requiring precision and specialized skills, while digital layout engineers focus on logic-based circuits. The roles share similar credentials and work environments, often within the same industry sectors, but differ in technical focus and design tools.

What are the key skills and qualifications needed to thrive as a Remote Analog Layout Design Engineer, and why are they important?

To thrive as a Remote Analog Layout Design Engineer, you need expertise in analog and mixed-signal circuit layout, semiconductor device physics, and a relevant engineering degree. Proficiency with industry-standard EDA tools such as Cadence Virtuoso or Mentor Graphics, as well as knowledge of design rule checks (DRC) and layout versus schematic (LVS) verification, is essential. Strong attention to detail, effective communication, and the ability to collaborate virtually are valuable soft skills in this role. These skills ensure high-quality, manufacturable designs and efficient remote teamwork in a highly technical and precise field.

What is a Remote Analog Layout Design Engineer?

A Remote Analog Layout Design Engineer is a professional who specializes in creating the physical layout of analog integrated circuits (ICs), such as amplifiers or power management chips, while working from a remote location. They use electronic design automation (EDA) tools to translate circuit schematics into detailed layouts that ensure optimal performance, manufacturability, and reliability. This role requires strong knowledge of semiconductor physics, analog circuit design principles, and layout techniques to minimize noise, crosstalk, and parasitics. Remote engineers collaborate with circuit designers and verification teams using online communication tools to ensure designs meet specifications and industry standards.

What are some common challenges faced by Remote Analog Layout Design Engineers and how can they be addressed?

Remote Analog Layout Design Engineers often face challenges related to communication and collaboration, especially when coordinating with circuit designers and verification teams across different time zones. Managing design files and ensuring version control can also be more complex when working remotely. To address these challenges, it's important to utilize collaborative design tools, maintain clear documentation, and schedule regular virtual meetings to discuss project progress and resolve issues promptly. Building strong relationships with team members and being proactive in communication helps ensure smooth workflow and high-quality design outcomes.
More about Remote Analog Layout Design Engineer jobs
What cities are hiring for Remote Analog Layout Design Engineer jobs? Cities with the most Remote Analog Layout Design Engineer job openings:
What are the most commonly searched types of Analog Layout Design Engineer jobs? The most popular types of Analog Layout Design Engineer jobs are:
What states have the most Remote Analog Layout Design Engineer jobs? States with the most job openings for Remote Analog Layout Design Engineer jobs include:
What job categories do people searching Remote Analog Layout Design Engineer jobs look for? The top searched job categories for Remote Analog Layout Design Engineer jobs are:
Remote Analog Layout Design Engineer jobs near you
Infographic showing various Remote Analog Layout Design Engineer job openings in the United States as of July 2026, with employment types broken down into 50% Full Time, and 50% Contract. Highlights an 100% Remote job distribution, with an average salary of $186,238 per year, or $89.5 per hour.

High-Speed Analog Layout Design Engineer

Celero Communications, Inc.

San Jose, CA • On-site, Remote

$239K/yr

Full-time

Posted 17 hours ago

Job description

Senior to Principal High-Speed Analog Layout Design Engineer roles
Locations: Irvine, CA or San Jose, CA or remote
About the Role
Celero Communication Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world’s most advanced AI and data center infrastructure. As we scale rapidly, we are looking for a driven and resourceful High-Speed Analog Layout Engineer to be the backbone of our daily operations and a key partner in shaping our company culture.
We are seeking a Principal/Senior Analog Layout Engineer to drive the layout design of complex analog and mixed-signal IP blocks that are at the heart of our advanced optical communication systems. As a key member of the Analog & Mixed-Signal (AMS) design team, you will lead layout development of critical blocks such as ADCs, DACs, PLLs, and other high-performance analog/mixed-signal circuits. You will interface closely with circuit designers, CAD/PDK teams, and other layout engineers to ensure first-pass silicon success. This is a hands-on technical role ideal for someone who thrives in a fast-paced environment and enjoys mentoring others while contributing directly to cutting-edge chip development.
Key Responsibilities
• Lead and own the physical layout design of complex analog/mixed-signal macros (e.g., ADCs, DACs, PLLs), from floor planning through final verification
• Collaborate closely with schematic designers to create optimal layout solutions considering performance, matching, symmetry, and reliability
• Mentor and guide junior layout engineers/contractors across multiple time zones, enforcing best practices in layout design and verification
• Perform and debug full hierarchy LVS, DRC, PERC, ERC, and other signoff checks using industry-standard tools (Pegasus, Calibre, etc.)
• Contribute to chip-level planning including top-level floor planning, block integration, power grid implementation, and signal routing
• Participate in layout design reviews and provide technical leadership for layout quality, verification completeness, and schedule adherence
• Support automation initiatives through scripting and tool customization (SKILL, TCL, Python is a plus)
Required Qualifications
• Minimum 10+ years of hands-on analog/mixed-signal layout design experience in advanced CMOS/FinFET technologies
• Proven track record of top level integration IP layout macros and preparing IPs for handoff to Physical Design
• Proven leadership in owning major IP layout macros or full-chip-level layout at FinFET nodes (TSMC preferred)
• At least 1 year of experience with TSMC FinFET process nodes (N3, N5, N7, or N16)
• Deep understanding of device physics, layout-dependent effects (LOD, WPE, OSE, LDE, etc.), and their impact on circuit performance
• Strong expertise in layout best practices for device matching, noise isolation, ESD protection, symmetry, and parasitic minimization
• Proficiency in floor planning, hierarchical block integration, routing strategy, and power/ground grid design
• Expertise with Cadence Virtuoso, Calibre, Pegasus, and other layout and verification tools
• Familiarity with layout verification flows, including LVS, DRC, PERC, Density, DFM, ERC, and Antenna rules
• Experience working in collaborative environments with international and remote teams
• Strong documentation and communication skills with the ability to clearly present layout trade-offs and status to cross-functional teams
• Experience using revision control systems for layout design management
Preferred Qualifications
• Exposure to optical or high-speed analog interfaces is a strong plus
• Working knowledge of SKILL, TCL, or Python for layout automation or design flow optimization
• Proven ability to collaborate with international teams (U.S., Canada, Argentina)
• Strong organizational skills with high attention to detail and follow-through
• Ability to multi-task and prioritize in a fast-paced, dynamic environment
• Proactive, eager-to-learn mindset with excellent problem-solving skills
What We Offer
• The chance to play a foundational role at a high-growth semiconductor start-up
• Exposure to a wide variety of cross functional teams
• A collaborative, international team culture where ideas and initiative are valued
• The opportunity to grow alongside Celero as we scale and shape the future of our industry
• A foundational role at a fast-growing semiconductor start-up shaping the future of AI and data center connectivity
Note: Since we have several roles available, candidate job level will be evaluated during interview process.