ZipRecruiter

Log In

1

Intern Uvm Verification Jobs (NOW HIRING)

Ambarella

... UVM, C++, and Perl scripts. * Developing test plan, random and directed test cases, performing logic verification, and functional coverage analysis. * Developing front-end methodologies and tool ...

Astranis

FPGA Associate (Fall 2026)

San Francisco, CA · On-site

$1.9K/wk

If you have not yet graduated from a four-year university, please apply to be an Intern. Role * RTL ... Experience with UVM and advanced SystemVerilog verification * Experience with Xilinx FPGAs

next page

Showing results 1-20

All JobsIntern Uvm Verification Jobs

Intern Uvm Verification information

See salary details

$9

$19

$36

How much do intern uvm verification jobs pay per hour?

As of Jul 1, 2026, the average hourly pay for intern uvm verification in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What is the difference between Intern Uvm Verification vs Intern Digital Design?

AspectIntern Uvm VerificationIntern Digital Design
Required SkillsUVM, SystemVerilog, verification methodologiesDigital circuit design, VHDL/Verilog, simulation tools
Work EnvironmentVerification teams, simulation environmentsDesign teams, schematic capture, FPGA/ASIC design
Industry UsageSemiconductor, hardware verificationSemiconductor, hardware development

Intern Uvm Verification focuses on verifying hardware designs using UVM and SystemVerilog, while Intern Digital Design involves creating and simulating digital circuits. Both roles often share similar industry environments but differ in their core tasks and skill sets.

More about Intern Uvm Verification jobs
What cities are hiring for Intern Uvm Verification jobs? Cities with the most Intern Uvm Verification job openings:
What are the most commonly searched types of Uvm Verification jobs? The most popular types of Uvm Verification jobs are:
What states have the most Intern Uvm Verification jobs? States with the most job openings for Intern Uvm Verification jobs include:
What job categories do people searching Intern Uvm Verification jobs look for? The top searched job categories for Intern Uvm Verification jobs are:
Intern Uvm Verification jobs near you
ASIC Design Engineer Intern

ASIC Design Engineer Intern

Ambarella

On-site

Full-time

Posted 9 days ago

Job description

AI Vision Processors For Edge ApplicationsOur solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

Position Responsibilities:

  • Designing and implementing video compression logic, image processing logic, vector processing and neural network accelerator logics, and processor cores, in Verilog and System Verilog.
  • Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages.
  • Synthesize and optimize RTL for timing, area and power.
  • Developing unit level and cluster level test-benches, BFMs, random test generators, functional coverage monitors, using System Verilog, UVM, C++, and Perl scripts.
  • Developing test plan, random and directed test cases, performing logic verification, and functional coverage analysis.
  • Developing front-end methodologies and tool flows.
  • Participating in chip bring-up and testing.

Requirements:

  • Master's degree in Electrical/Electronics/Computer Engineering with 0-5 years of experience.
  • Good understanding of computer architecture, logic design and VLSI design.
  • Knowledge of System Verilog, Verilog, and Perl.
  • Knowledge of design verification, and functional coverage.
  • Ability to program scripting languages and the ability to write assembly language programs.
  • Strong communication skills and a good team player.
  • Knowledge of logic synthesis and timing closer

Apply