ZipRecruiter

Log In

1

Intern Uvm Verification Jobs (NOW HIRING)

Neuralink

Digital IC Design Engineer Intern

Fremont, CA · On-site

$35/hr

As a Digital IC Design Engineer Intern, your responsibilities will include: * Micro-architecture ... Functional modeling experience and logic verification with SystemVerilog, SystemC/C++, or UVM

Ambarella

... UVM, C++, and Perl scripts. * Developing test plan, random and directed test cases, performing logic verification, and functional coverage analysis. * Developing front-end methodologies and tool ...

Astranis

FPGA Associate (Fall 2026)

San Francisco, CA · On-site

If you have not yet graduated from a four-year university, please apply to be an Intern. Role * RTL ... Experience with UVM and advanced SystemVerilog verification * Experience with Xilinx FPGAs

Astranis

FPGA Associate (Fall 2026)

San Francisco, CA · On-site

$1K/wk

If you have not yet graduated from a four-year university, please apply to be an Intern. Role * RTL ... Experience with UVM and advanced SystemVerilog verification * Experience with Xilinx FPGAs

BAE Systems

Eng Sr Prin II - Elec

Nashua, NH · On-site

$146K - $249K/yr

Exposure to Design Verification methodologies such as UVM/OVM * Experience with Earned Value ... Intern Benefits: Temporary employees generally are not eligible for BAE Systems benefits, but can ...

next page

Showing results 1-20

People also search for

All JobsIntern Uvm Verification Jobs

Intern Uvm Verification information

See salary details

$9

$19

$36

How much do intern uvm verification jobs pay per hour?

As of Jun 6, 2026, the average hourly pay for intern uvm verification in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What is the difference between Intern Uvm Verification vs Intern Digital Design?

AspectIntern Uvm VerificationIntern Digital Design
Required SkillsUVM, SystemVerilog, verification methodologiesDigital circuit design, VHDL/Verilog, simulation tools
Work EnvironmentVerification teams, simulation environmentsDesign teams, schematic capture, FPGA/ASIC design
Industry UsageSemiconductor, hardware verificationSemiconductor, hardware development

Intern Uvm Verification focuses on verifying hardware designs using UVM and SystemVerilog, while Intern Digital Design involves creating and simulating digital circuits. Both roles often share similar industry environments but differ in their core tasks and skill sets.

More about Intern Uvm Verification jobs
What cities are hiring for Intern Uvm Verification jobs? Cities with the most Intern Uvm Verification job openings:
What are the most commonly searched types of Uvm Verification jobs? The most popular types of Uvm Verification jobs are:
What states have the most Intern Uvm Verification jobs? States with the most job openings for Intern Uvm Verification jobs include:
What job categories do people searching Intern Uvm Verification jobs look for? The top searched job categories for Intern Uvm Verification jobs are:
Intern Uvm Verification jobs near you
Infographic showing various Intern Uvm Verification job openings in the United States as of May 2026, with employment types broken down into 1% Internship, 82% Full Time, and 17% Contract. Highlights an 95% Physical, 2% Hybrid, and 3% Remote job distribution, with an average salary of $40,304 per year, or $19.4 per hour.
Digital IC Design Engineer Intern

Digital IC Design Engineer Intern

Neuralink

Fremont, CA

$35/hr

Other

Posted 10 days ago

Job description

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As a Digital IC Design Engineer Intern, your responsibilities will include:

  • Micro-architecture design and RTL implementation of: 
    • Low-power digital signal processors
    • Low-power general-purpose hardware accelerators
    • Low-power graphics processing units
    • Low-power radio MAC/PHY
    • Low-power serial link MAC/PHY
  • Design and implementation of hardware/software interface with firmware engineers
  • Application-specific architecture optimization including:
    • Complex system modeling for energy and performance benchmarks
    • Workload analysis and modeling
    • Leveraging architecture-level design trade-offs with process technology and workload type
    • Balancing energy efficiency and performance under manufacturing process variation 
  • Complex system-on-chip verification
    • Behavioral level modeling and model equivalence check
    • FPGA emulation
    • Analog mixed-signal co-simulation
    • Design for testability 
  • Collaboration on silicon bring-up tests with silicon validation engineers 

Required Qualifications:

  • Evidence of exceptional ability in electrical engineering, computer science, or computer engineering
  • 2+ years of experience in digital design
  • Proficient in SystemVerilog, C/C++, Python
  • Experience working on complex digital systems from architecture, microarchitecture, and RTL, using industry standard tools
  • Experience in designing digital signal processing pipelines, from algorithm to RTL

Preferred Qualifications:

  • Experience in architecture optimization with process technology customization
  • Experience in the verification of complex digital systems, using industry standard tools
  • Experience in the physical design of complex digital systems, using industry standard tools
  • Experience testing and debugging digital system-on-a-chips
  • Functional modeling experience and logic verification with SystemVerilog, SystemC/C++, or UVM 
  • Experience automating tool flows
  • Experience with embedded design
  • Experience in processor instruction set architecture design
  • Experience in compiler back-end design and customization
  • Experience designing PCBs or writing firmware.

Expected Compensation:

The anticipated hourly rate for this position is listed below.

California Hourly Flat Rate:
$35/Hr USD

Apply