1

Ic Layout Engineer Jobs (NOW HIRING)

Final presentation to business leaders Qorvo's IC Layout Engineer Internships are offered in our High Performance Analog business group. Specific projects and responsibilities will be determined ...

Final presentation to business leaders Qorvo's IC Layout Engineer Internships are offered in our High Performance Analog business group. Specific projects and responsibilities will be determined ...

The Layout Design Engineering group is an integral part of the Silicon Engineering department, working closely with the analog RFID end-point IC development team and the Reader IC team ...

The Layout Design Engineering group is an integral part of the Silicon Engineering department, working closely with the analog RFID end-point IC development team and the Reader IC team ...

Associates Degree in Electronic/IC layout CAD specialization or related program and 10+years of IC ... Proactively work with design engineers to achieve efficient circuit performance * Design analog ...

Senior RFIC Layout Engineer

Atlanta, GA ยท On-site

$100K - $138K/yr

Falcomm is seeking a Senior RFIC Layout Engineer to support the physical implementation of RF and ... This role focuses on developing high-quality IC layouts for RF front-end circuits while ensuring ...

Senior RFIC Layout Engineer

Atlanta, GA ยท On-site

$100K - $138K/yr

Falcomm is seeking a Senior RFIC Layout Engineer to support the physical implementation of RF and ... This role focuses on developing high-quality IC layouts for RF front-end circuits while ensuring ...

Senior RFIC Layout Engineer

Atlanta, GA ยท On-site

$100K - $138K/yr

Falcomm is seeking a Senior RFIC Layout Engineer to support the physical implementation of RF and ... This role focuses on developing high-quality IC layouts for RF front-end circuits while ensuring ...

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal ... Solving layout design issues and applying proactive intervention * Proactively work with design ...

Showing results 21-40

IC Layout Engineer information

See salary details

$45K

$120.8K

$185.5K

How much do ic layout engineer jobs pay per year?

As of Sep 14, 2026, the average yearly pay for ic layout engineer in the United States is $120,849.00, according to ZipRecruiter salary data. Most workers in this role earn between $90,000.00 and $144,000.00 per year, depending on experience, location, and employer.

What is an IC layout engineer?

An IC Layout Engineer is responsible for designing the physical layout of integrated circuits (ICs), translating circuit schematics into manufacturable chip layouts. They ensure design accuracy, optimize performance, and follow foundry design rules. Using tools like Cadence Virtuoso or Synopsys IC Compiler, they create layouts for analog, digital, or mixed-signal circuits. Their work is critical in minimizing power consumption, improving efficiency, and ensuring manufacturability.

What are the typical daily responsibilities of an IC layout engineer?

IC Layout Engineers are primarily responsible for translating circuit schematics into precise physical layouts using specialized electronic design automation (EDA) tools. Their daily work often involves collaborating with circuit designers to optimize layouts for performance, checking designs for compliance with foundry rules, and running design rule checks (DRC) and layout-versus-schematic (LVS) verifications. They may also participate in project meetings, troubleshoot design issues, and update documentation as needed. This role requires both independent problem-solving and frequent teamwork to ensure that final layouts are ready for fabrication.

What are the key skills and qualifications needed to thrive in the IC layout engineer position, and why are they important?

To thrive as an IC Layout Engineer, you need a strong background in electrical engineering or a related field, with expertise in analog and digital integrated circuit (IC) layout design. Proficiency in industry-standard EDA tools such as Cadence Virtuoso, Mentor Graphics, or Synopsys, as well as familiarity with semiconductor processes and design rules, is essential. Strong attention to detail, time management, and effective communication skills are also highly valuable in this position. These skills are critical for delivering accurate, manufacturable layouts that meet stringent performance and reliability standards in fast-paced engineering environments.

More about IC Layout Engineer jobs

What cities are hiring for Ic Layout Engineer jobs?

Cities with the most Ic Layout Engineer job openings:

What are the most commonly searched types of Ic Layout Engineer jobs?

The most popular types of Ic Layout Engineer jobs are:

What states have the most Ic Layout Engineer jobs?

States with the most job openings for Ic Layout Engineer jobs include:

What are popular job titles related to Ic Layout Engineer jobs?

For Ic Layout Engineer jobs, the most frequently searched job titles are:

Infographic showing various Ic Layout Engineer job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 89% Full Time, 7% Part Time, and 3% Contract. Highlights an 84% Physical, 5% Hybrid, and 11% Remote job distribution, with an average salary of $120,849 per year, or $58.1 per hour.

CAD Engineering, Principal

Milpitas, CA โ€ข On-site

Full-time

Re-posted 19 days ago


Job description

Principal Layout

Job Description:

  • In this role layout engineer with closely work with analog design team to layout and verify custom analog/mixed-signal IPs
  • Lead full-custom IC layout design and verification, including chip floor planning, analog IP layout and chip level layout integration of various analog, mixed signal and ASIC blocks
  • Full verification of Block level and top-level layout including extraction, DRC, LVS, and DFM checking
  • Layout schedule planning and working with other IP layout engineers to integrate various layout blocks
  • Co-work with designers on block level and top-level floor planning
  • Layout review for power/gnd routing, electro migration, signal path check, matching, and signal coupling