ASIC Design Engineer lll This role has been designed as ''Onsite' with an expectation that you will ... Perform RTL linting, CDC analysis, synthesis, and timing closure support. * Develop design ...
ASIC Design Engineer lll This role has been designed as ''Onsite' with an expectation that you will ... Perform RTL linting, CDC analysis, synthesis, and timing closure support. * Develop design ...
ASIC Design Engineer lll This role has been designed as ''Onsite' with an expectation that you will ... Perform RTL linting, CDC analysis, synthesis, and timing closure support. * Develop design ...
ASIC Design Engineer lll This role has been designed as ''Onsite' with an expectation that you will ... Perform RTL linting, CDC analysis, synthesis, and timing closure support. * Develop design ...
TPU RTL Design Engineer
Sunnyvale, CA · On-site
$159K/yr
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. * 2 years of experience in ASIC RTL design, with a focus on ...
TPU RTL Design Engineer
Sunnyvale, CA · On-site
$159K/yr
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. * 2 years of experience in ASIC RTL design, with a focus on ...
Develop and debug register-transfer level (RTL) design of various sections in the cache subsystem ... years of full time ASIC design experiencememory system developmentRTL/micro-architecture ...
Develop and debug register-transfer level (RTL) design of various sections in the cache subsystem ... years of full time ASIC design experiencememory system developmentRTL/micro-architecture ...
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. * 4 years of experience in ASIC RTL design, with a focus on ...
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. * 4 years of experience in ASIC RTL design, with a focus on ...
ASIC Digital Design, Architect - 15036
Austin, TX · On-site
$181K - $271K/yr
... 2026 Job Category Engineering Job Subcategory ASIC Digital Design Hire Type Employee Remote ... Defining and developing ASIC RTL design and verification at both chip and block levels. * Creating ...
ASIC Digital Design, Architect - 15036
Austin, TX · On-site
$181K - $271K/yr
... 2026 Job Category Engineering Job Subcategory ASIC Digital Design Hire Type Employee Remote ... Defining and developing ASIC RTL design and verification at both chip and block levels. * Creating ...
Develop and debug register-transfer level (RTL) design of various sections in the cache subsystem ... Work with physical design team on the timing closure of the cache subsystem. 3+ years of full time ...
Develop and debug register-transfer level (RTL) design of various sections in the cache subsystem ... Work with physical design team on the timing closure of the cache subsystem. 3+ years of full time ...
RTL Design Engineer
Cupertino, CA · On-site
$2.0K/mo
RTL Design Engineer As an RTL Engineer at Etched, you will be critical in ensuring that our AI ... both our existing and upcoming ASIC designs. In this role, you will work closely with ...
RTL Design Engineer
Cupertino, CA · On-site
$2.0K/mo
RTL Design Engineer As an RTL Engineer at Etched, you will be critical in ensuring that our AI ... both our existing and upcoming ASIC designs. In this role, you will work closely with ...
ASIC Digital Design, Sr. Staff Engineer-17369
Boxborough, MA · On-site
$138K/yr
Running RTL and gate-level simulations. * Supporting application engineers and customers on HBM/DDR ... ASIC RTL design and verification experience. * Verilog, PERL, TCL, Python skills. * Static timing ...
ASIC Digital Design, Sr. Staff Engineer-17369
Boxborough, MA · On-site
$138K/yr
Running RTL and gate-level simulations. * Supporting application engineers and customers on HBM/DDR ... ASIC RTL design and verification experience. * Verilog, PERL, TCL, Python skills. * Static timing ...
16218 - ASIC Digital Design, Sr Manager
Sunnyvale, CA · On-site
$204K - $306K/yr
General Information Job Title ASIC Digital Design, Sr Manager Job ID 16218 City Sunnyvale State ... RTL, reviewing detailed design implementations, and guiding engineers through complex debug and ...
16218 - ASIC Digital Design, Sr Manager
Sunnyvale, CA · On-site
$204K - $306K/yr
General Information Job Title ASIC Digital Design, Sr Manager Job ID 16218 City Sunnyvale State ... RTL, reviewing detailed design implementations, and guiding engineers through complex debug and ...
We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to ... Minimum 10+ years of ASIC RTL design and/or architecture experience * Proven track record with the ...
We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to ... Minimum 10+ years of ASIC RTL design and/or architecture experience * Proven track record with the ...
The ideal candidate has hands-on experience across the full ASIC development cycle -- from RTL ... UNAVAILABLEEmployment Type: FULL_TIME
The ideal candidate has hands-on experience across the full ASIC development cycle -- from RTL ... UNAVAILABLEEmployment Type: FULL_TIME
RTL Design Engineer, TPU
Sunnyvale, CA · On-site
... ASIC design. * Experience interacting with software, system hardware, and other cross-functional ... You will design RTL Intellectual Property (IP) with the focus on management and control subsystem ...
RTL Design Engineer, TPU
Sunnyvale, CA · On-site
... ASIC design. * Experience interacting with software, system hardware, and other cross-functional ... You will design RTL Intellectual Property (IP) with the focus on management and control subsystem ...
As a Senior Computer Aided Design (CAD) Engineer, you will be part of an advanced ASIC development ... Design and maintain ASIC development flows spanning RTL-to-GDSII, including RTL generation ...
As a Senior Computer Aided Design (CAD) Engineer, you will be part of an advanced ASIC development ... Design and maintain ASIC development flows spanning RTL-to-GDSII, including RTL generation ...
ASIC Design Engineer - Pixel IP DMA
Cupertino, CA · On-site
$126K - $190K/yr
... RTL designs - Working with design verification and formal verification teams to verify ... front-end ASIC RTL design Tight-knit collaboration skills with excellent written and verbal ...
ASIC Design Engineer - Pixel IP DMA
Cupertino, CA · On-site
$126K - $190K/yr
... RTL designs - Working with design verification and formal verification teams to verify ... front-end ASIC RTL design Tight-knit collaboration skills with excellent written and verbal ...
SR ASIC Design Engineer - Networking/ DPU/ AI Systems
Santa Clara, CA · On-site
$175K/yr
The ideal candidate has hands-on experience across the full ASIC development cycle - from RTL ... We are seeking a Senior ASIC Design Engineer with seasonedexperience in the development of high ...
SR ASIC Design Engineer - Networking/ DPU/ AI Systems
Santa Clara, CA · On-site
$175K/yr
The ideal candidate has hands-on experience across the full ASIC development cycle - from RTL ... We are seeking a Senior ASIC Design Engineer with seasonedexperience in the development of high ...
We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to ... Minimum 10+ years of ASIC RTL design and/or architecture experience * Proven track record with the ...
We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to ... Minimum 10+ years of ASIC RTL design and/or architecture experience * Proven track record with the ...
ASIC Design Engineer - Pixel IP DMA
$147K - $272K/yr
... RTL designs - Working with design verification and formal verification teams to verify ... front-end ASIC RTL design Tight-knit collaboration skills with excellent written and verbal ...
ASIC Design Engineer - Pixel IP DMA
$147K - $272K/yr
... RTL designs - Working with design verification and formal verification teams to verify ... front-end ASIC RTL design Tight-knit collaboration skills with excellent written and verbal ...
RTL Design Engineer (Silicon Engineering)
Irvine, CA · On-site
$145K - $195K/yr
RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building ... Participate in the full ASIC/FPGA design lifecycle for Starlink projects, from high-level ...
RTL Design Engineer (Silicon Engineering)
Irvine, CA · On-site
$145K - $195K/yr
RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building ... Participate in the full ASIC/FPGA design lifecycle for Starlink projects, from high-level ...
RTL Design Engineer
San Jose, CA · On-site
$150K - $275K/yr
Job Summary As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips ... both our existing and upcoming ASIC designs. In this role, you will work closely with ...
RTL Design Engineer
San Jose, CA · On-site
$150K - $275K/yr
Job Summary As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips ... both our existing and upcoming ASIC designs. In this role, you will work closely with ...
Full Time Asic Rtl Design Engineer information
See salary details
$94K - $103.8K
16% of jobs
$103.8K - $113.6K
3% of jobs
$113.6K - $123.5K
4% of jobs
$126.3K is the 25th percentile. Wages below this are outliers.
$123.5K - $133.3K
6% of jobs
The median wage is $139.4K / yr.
$133.3K - $143.1K
33% of jobs
$143.1K - $152.9K
3% of jobs
$152.9K - $162.7K
2% of jobs
$169.2K is the 75th percentile. Wages above this are outliers.
$162.7K - $172.5K
12% of jobs
$172.5K - $182.4K
5% of jobs
$182.4K - $192.2K
4% of jobs
$192.2K - $202K
12% of jobs
$94K
$150.2K
$202K
How much do full time asic rtl design engineer jobs pay per year?
What are Full Time ASIC RTL Design Engineers?
What are the key skills and qualifications needed to thrive as a Full Time ASIC RTL Design Engineer, and why are they important?
What are some common challenges Full Time ASIC RTL Design Engineers face when collaborating with verification teams?

Full-time
Posted 8 days ago
Job description
Who We Are:
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.
Job Description:
ASIC Design Engineer - Networking SoC
HPE Networking is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At HPE Networking Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build our world-class routers and switches.
Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips.
As part of our fast-paced silicon group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex modules and subsystems where you can challenge yourself and grow.
Open communications, empowerment, innovation, teamwork, and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements, and rewards.
Position Summary
We are seeking a highly motivated RTL Design Engineer with approximately 5 years of industry experience to join our networking silicon development team. The successful candidate will be responsible for the microarchitecture, RTL implementation, integration, and bring-up of high-performance networking IPs and subsystems used in next-generation switch, router, SmartNIC, DPU, and AI networking products.
The ideal candidate possesses strong digital design fundamentals, hands-on RTL development experience, and familiarity with modern networking protocols and high-speed interfaces.
Responsibilities
- Define microarchitecture specifications based on system and architectural requirements.
- Develop high-quality RTL using System Verilog/Verilog for networking Datapath and control-plane logic.
- Design and implement networking blocks or parts of the blocks such as (Depending on the needs):
- Packet processing pipelines
- DMA engines
- Traffic management
- Buffer management
- Queue managers
- Flow-control mechanisms
- Statistics and monitoring engines
- Collaborate with architecture, verification, physical design, and firmware teams throughout the development cycle.
- Perform RTL linting, CDC analysis, synthesis, and timing closure support.
- Develop design documentation including architecture specifications, microarchitecture documents, and implementation guides.
- Support FPGA prototyping and post-silicon bring-up activities.
- Analyze and debug functional issues found during simulation, emulation, FPGA validation, and silicon bring-up.
- Participate in design reviews and contribute to engineering best practices.
Required Qualifications
- Bachelor's or master's degree in electrical engineering, Computer Engineering, or related field.
- 5+ years of ASIC/SoC RTL design experience.
- Strong expertise in:
- SystemVerilog
- Verilog
- Digital logic design
- Finite State Machines (FSMs)
- Clock-domain crossing (CDC)
- Reset-domain crossing (RDC)
- Low-power design concepts
- Familiarity with AMBA protocols:
- AXI4
- AXI-Stream
- APB
- AHB
- Understanding of ASIC design flow including:
- Lint
- CDC
- Synthesis
- STA fundamentals
- Experience using industry-standard EDA tools from Synopsys, Cadence, or Siemens.
Nice to have
- Experience with networking protocols such as:
- Ethernet (10G/25G/100G/400G/800G)
- TCP/IP
- RDMA
- PCIe
- CXL
- Experience designing packet-processing pipelines.
- Knowledge of high-speed SerDes architectures and MAC/PCS interfaces.
- Experience with FPGA prototyping and hardware validation.
- Exposure to performance modeling and architectural tradeoff analysis.
Desired Skills
- Strong debugging and problem-solving abilities.
- Ability to work effectively in a cross-functional team environment.
- Excellent written and verbal communication skills.
- Self-driven with a strong sense of ownership and accountability.
- Ability to drive complex technical tasks from concept through silicon.
Key Success Metrics
- Delivery of clean, synthesizable RTL with minimal functional escapes.
- First-pass silicon success.
- Efficient closure of design quality metrics including lint, CDC, and timing.
- Successful execution of networking subsystem features within project schedules.
- Strong collaboration across architecture, verification, and implementation teams.
#unitedstates #hybrid
What We Can Offer You:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
Let's Stay Connected:
Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.
Job:
EngineeringJob Level:
TCP_03"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.- United States of America: Annual Salary USD 120,000 - 243,000 in California
The listed salary range reflects base salary. Variable incentives may also be offered."
Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
Recruitment Fraud Alert
We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.
All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual's own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.