2

Full Time Asic Rtl Design Engineer Jobs (NOW HIRING)

TPU RTL Design Engineer

Sunnyvale, CA · On-site

$159K/yr

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. * 2 years of experience in ASIC RTL design, with a focus on ...

... 2026 Job Category Engineering Job Subcategory ASIC Digital Design Hire Type Employee Remote ... Defining and developing ASIC RTL design and verification at both chip and block levels. * Creating ...

RTL Design Engineer As an RTL Engineer at Etched, you will be critical in ensuring that our AI ... both our existing and upcoming ASIC designs. In this role, you will work closely with ...

... ASIC design. * Experience interacting with software, system hardware, and other cross-functional ... You will design RTL Intellectual Property (IP) with the focus on management and control subsystem ...

... RTL designs - Working with design verification and formal verification teams to verify ... front-end ASIC RTL design Tight-knit collaboration skills with excellent written and verbal ...

RTL Design Engineer

San Jose, CA · On-site

$150K - $275K/yr

Job Summary As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips ... both our existing and upcoming ASIC designs. In this role, you will work closely with ...

next page

Showing results 1-20

Full Time Asic Rtl Design Engineer information

See salary details

$94K

$150.2K

$202K

How much do full time asic rtl design engineer jobs pay per year?

As of Jun 20, 2026, the average yearly pay for full time asic rtl design engineer in the United States is $150,195.00, according to ZipRecruiter salary data. Most workers in this role earn between $131,500.00 and $180,000.00 per year, depending on experience, location, and employer.

What are Full Time ASIC RTL Design Engineers?

Full Time ASIC RTL Design Engineers are professionals who specialize in designing digital circuits at the Register Transfer Level (RTL) for Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create, simulate, and verify complex digital systems that are manufactured as custom chips. Their work typically involves collaborating with other engineers to optimize performance, area, and power consumption, as well as ensuring that the design meets specified requirements. These engineers play a crucial role in the development of chips used in various applications, including consumer electronics, automotive systems, and telecommunications.

What are the key skills and qualifications needed to thrive as a Full Time ASIC RTL Design Engineer, and why are they important?

To thrive as a Full Time ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys, Cadence, or Mentor Graphics, and knowledge of simulation, synthesis, and timing analysis, are crucial, with some roles requiring verification or DFT experience. Strong analytical thinking, attention to detail, and effective communication skills set exceptional engineers apart in team environments. These skills and qualities are essential for creating reliable, efficient hardware designs and ensuring successful silicon implementations in a competitive technology landscape.

What are some common challenges Full Time ASIC RTL Design Engineers face when collaborating with verification teams?

A common challenge for ASIC RTL Design Engineers is ensuring that the design specifications are interpreted consistently between design and verification teams. Misalignment can lead to time-consuming bug fixes and delays in the project schedule. Effective communication, regular design reviews, and close collaboration are vital to catching issues early and maintaining project momentum. Additionally, engineers must often adapt quickly to evolving requirements or last-minute changes, which requires flexibility and strong problem-solving skills.
More about Full Time Asic Rtl Design Engineer jobs
What cities are hiring for Full Time Asic Rtl Design Engineer jobs? Cities with the most Full Time Asic Rtl Design Engineer job openings:
What are the most commonly searched types of Asic Rtl Design Engineer jobs? The most popular types of Asic Rtl Design Engineer jobs are:
What states have the most Full Time Asic Rtl Design Engineer jobs? States with the most job openings for Full Time Asic Rtl Design Engineer jobs include:
What job categories do people searching Full Time Asic Rtl Design Engineer jobs look for? The top searched job categories for Full Time Asic Rtl Design Engineer jobs are:
Infographic showing various Full Time Asic Rtl Design Engineer job openings in the United States as of June 2026, with employment types broken down into 66% Locum Tenens, 17% Full Time, and 17% Nights. Highlights an 87% Physical, 5% Hybrid, and 8% Remote job distribution, with an average salary of $150,195 per year, or $72.2 per hour.

Full-time

Posted 8 days ago


Job description

ASIC Design Engineer lllThis role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

ASIC Design Engineer - Networking SoC


HPE Networking is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At HPE Networking Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build our world-class routers and switches.


Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips.
As part of our fast-paced silicon group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex modules and subsystems where you can challenge yourself and grow.


Open communications, empowerment, innovation, teamwork, and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements, and rewards.

Position Summary

We are seeking a highly motivated RTL Design Engineer with approximately 5 years of industry experience to join our networking silicon development team. The successful candidate will be responsible for the microarchitecture, RTL implementation, integration, and bring-up of high-performance networking IPs and subsystems used in next-generation switch, router, SmartNIC, DPU, and AI networking products.

The ideal candidate possesses strong digital design fundamentals, hands-on RTL development experience, and familiarity with modern networking protocols and high-speed interfaces.

Responsibilities

  • Define microarchitecture specifications based on system and architectural requirements.
  • Develop high-quality RTL using System Verilog/Verilog for networking Datapath and control-plane logic.
  • Design and implement networking blocks or parts of the blocks such as (Depending on the needs):
    • Packet processing pipelines
    • DMA engines
    • Traffic management
    • Buffer management
    • Queue managers
    • Flow-control mechanisms
    • Statistics and monitoring engines
  • Collaborate with architecture, verification, physical design, and firmware teams throughout the development cycle.
  • Perform RTL linting, CDC analysis, synthesis, and timing closure support.
  • Develop design documentation including architecture specifications, microarchitecture documents, and implementation guides.
  • Support FPGA prototyping and post-silicon bring-up activities.
  • Analyze and debug functional issues found during simulation, emulation, FPGA validation, and silicon bring-up.
  • Participate in design reviews and contribute to engineering best practices.

Required Qualifications

  • Bachelor's or master's degree in electrical engineering, Computer Engineering, or related field.
  • 5+ years of ASIC/SoC RTL design experience.
  • Strong expertise in:
    • SystemVerilog
    • Verilog
    • Digital logic design
    • Finite State Machines (FSMs)
    • Clock-domain crossing (CDC)
    • Reset-domain crossing (RDC)
    • Low-power design concepts
  • Familiarity with AMBA protocols:
    • AXI4
    • AXI-Stream
    • APB
    • AHB
  • Understanding of ASIC design flow including:
    • Lint
    • CDC
    • Synthesis
    • STA fundamentals
  • Experience using industry-standard EDA tools from Synopsys, Cadence, or Siemens.

Nice to have

  • Experience with networking protocols such as:
    • Ethernet (10G/25G/100G/400G/800G)
    • TCP/IP
    • RDMA
    • PCIe
    • CXL
  • Experience designing packet-processing pipelines.
  • Knowledge of high-speed SerDes architectures and MAC/PCS interfaces.
  • Experience with FPGA prototyping and hardware validation.
  • Exposure to performance modeling and architectural tradeoff analysis.

Desired Skills

  • Strong debugging and problem-solving abilities.
  • Ability to work effectively in a cross-functional team environment.
  • Excellent written and verbal communication skills.
  • Self-driven with a strong sense of ownership and accountability.
  • Ability to drive complex technical tasks from concept through silicon.

Key Success Metrics

  • Delivery of clean, synthesizable RTL with minimal functional escapes.
  • First-pass silicon success.
  • Efficient closure of design quality metrics including lint, CDC, and timing.
  • Successful execution of networking subsystem features within project schedules.
  • Strong collaboration across architecture, verification, and implementation teams.

#unitedstates #hybrid

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates#networking

Job:

Engineering

Job Level:

TCP_03"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 120,000 - 243,000 in California
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

Recruitment Fraud Alert

We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.

All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual's own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.