1

Contractual Asic Rtl Design Engineer Jobs in Ohio

FPGA Engineer

Cincinnati, OH

$124.90K - $160.40K/yr

Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

FPGA Engineer

Cincinnati, OH · On-site

$124.70K - $160.20K/yr

Description Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

next page

Showing results 1-20

Contractual Asic Rtl Design Engineer information

What is the difference between Contractual Asic Rtl Design Engineer vs Digital IC Design Engineer?

AspectContractual Asic Rtl Design EngineerDigital IC Design Engineer
CredentialsBachelor's/Master's in Electrical Engineering or Computer EngineeringBachelor's/Master's in Electrical Engineering or Computer Engineering
Work EnvironmentContract-based, project-specific, often in semiconductor or tech companiesFull-time or contract, working on digital integrated circuit design
Industry UsageCommon in semiconductor, electronics, and tech firms for ASIC developmentUsed across semiconductor, consumer electronics, and communication industries

Both roles require similar educational backgrounds and work in related environments, focusing on digital circuit design. The main difference is that Contractual Asic Rtl Design Engineers typically work on specific ASIC projects on a contractual basis, while Digital IC Design Engineers may have broader responsibilities in digital chip development, often in full-time roles.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Ohio? The most popular types of Asic Rtl Design Engineer jobs in Ohio are:
What are popular job titles related to Contractual Asic Rtl Design Engineer jobs in Ohio? For Contractual Asic Rtl Design Engineer jobs in Ohio, the most frequently searched job titles are:
What job categories do people searching Contractual Asic Rtl Design Engineer jobs in Ohio look for? The top searched job categories for Contractual Asic Rtl Design Engineer jobs in Ohio are:
What cities in Ohio are hiring for Contractual Asic Rtl Design Engineer jobs? Cities in Ohio with the most Contractual Asic Rtl Design Engineer job openings:

$118.60K - $163.40K/yr

Other

Posted 3 days ago


Job description

FPGA Design Engineer

Note our client is based in Cincinnati, Ohio. Our client is willing to relocate the right individual but would need this person onsite.

All candidates must be eligible to obtain a United States Security Clearance

The FPGA/ASIC Firmware Engineer is expected to design, architect, and implement waveforms and digital signal processing (DSP) algorithms using VHDL or Verilog targeting software defined radio (SDR) hardware. Firmware development is applied to high complexity and high throughput implementations with a focus on VHDL, code re-use, fixed-point modeling, low power design, system integration, test automation, FPGA/ASIC IP Core development and product test/support while leveraging advancements in systems-on-chip (SoCs), synthesis tools and SDR hardware. We are looking for individuals who have demonstrated abilities in innovative thinking and versatility in their jobs with experience in the following: FPGA/ASIC architecture design, simulation and verification, MATLAB or C/C++ familiarity and proposal, report and system/product specification development. The individual will work within a team environment to achieve high efficiency in solving our customer’s formidable challenges and meeting our customer’s requirements objectives.

Roles and Responsibilities

  • Demonstrated leadership skills/experience in digital design engineering, HDL coding, implementation of waveforms/modems and digital signal processing, performance/test analysis and technical team leadership.
  • Implementation of waveforms/algorithms in VHDL (preferred) or Verilog.
  • Experienced with lab and field testing, test equipment such as signal generators, spectrum analyzers, and digital logic analyzers.
  • Familiarity with signal processing systems, terrestrial/airborne/satellite transmitter and receiver design including acquisition, tracking and demodulation, MATLAB, C/C++, synthesis, verification/acceptance testing.
  • Individuals with a background developing solutions for military/DoD customers is plus.
  • Provide concise explanation and design documentation of developed firmware implementation to enable team members to support system integration.
  • Identification, development and implementation of FPGA/ASIC IP Cores.
  • Deliver effective briefings and to work efficiently in a multidisciplinary team environment.
  • Travel to support events such as customer site support, training seminar, proposals.
  • Proactively ensure a safe work environment and adhere to company policies and procedures.

Qualifications

  • Bachelor’s degree or Master’s degree, preferable with work experience, in Electrical/Computer Engineering specializing in wireless communications/DSP, system design and new product development.
  • Must be proficient in VHDL or Verilog.