ZipRecruiter

Log In

1

Asic Verification Engineer Jobs in Ohio (NOW HIRING)

Amarx Search, Inc.

Senior FPGA Engineer

Cincinnati, OH · On-site

$106K - $197K/yr

Senior FPGA Engineer * Please apply ONLY if you have extensive FPGA and Verilog experience United ... ASIC / FPGA designs will include various sensor interfaces, sequence verification, A/D and D/A ...

next page

Showing results 1-20

All JobsAsic Verification Engineer JobsAsic Verification Engineer Jobs in Ohio

Asic Verification Engineer information

See Ohio salary details

$83.7K

$148.4K

$196.8K

How much do asic verification engineer jobs pay per year?

As of Aug 3, 2026, the average yearly pay for asic verification engineer in Ohio is $148,382.00, according to ZipRecruiter salary data. Most workers in this role earn between $129,300.00 and $166,800.00 per year, depending on experience, location, and employer.

What are some common challenges faced by ASIC Verification Engineers during the verification process?

ASIC Verification Engineers often encounter challenges such as dealing with complex designs, debugging intricate issues, and ensuring thorough coverage of all design specifications. Coordinating with design and RTL teams to clarify requirements and resolve discrepancies is a frequent part of the job. Additionally, managing tight project timelines while maintaining high verification quality requires effective time management and strong communication skills. Continuous learning is also important, as verification methodologies and tools evolve rapidly in this field.

What are the key skills and qualifications needed to thrive as an ASIC Verification Engineer, and why are they important?

To thrive as an ASIC Verification Engineer, you need a solid background in digital design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering or a related field. Familiarity with tools and languages like SystemVerilog, UVM, simulation environments, and waveform viewers is essential, and certifications in verification or design may be beneficial. Strong analytical thinking, attention to detail, and effective communication are crucial soft skills for debugging complex designs and collaborating with design teams. These skills and qualities are vital to ensure that ASIC designs are thoroughly tested, compliant with specifications, and delivered with high quality and reliability.

What is the salary of ASIC design verification engineer?

The salary of an ASIC verification engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with skills in SystemVerilog and UVM can earn higher salaries. Certifications and proficiency with verification tools can also influence compensation.

What is an ASIC Verification Engineer?

An ASIC Verification Engineer is a professional who specializes in testing and validating the design of Application-Specific Integrated Circuits (ASICs) to ensure they function correctly according to specifications. They develop testbenches, write test cases, and use simulation tools to detect and debug design errors before the chip is manufactured. Their work is critical in preventing costly mistakes and ensuring the final product meets performance and reliability standards. ASIC Verification Engineers often collaborate closely with design engineers to understand requirements and resolve issues.

What is the difference between Asic Verification Engineer vs Digital Design Engineer?

AspectAsic Verification EngineerDigital Design Engineer
Primary FocusVerifying ASIC designs for correctness and functionalityDesigning digital circuits and architectures
Skills & CertificationsHardware description languages (HDL), verification tools, scriptingHDL, digital logic, circuit design
Work EnvironmentVerification labs, simulation environmentsDesign teams, CAD tools, prototyping labs
Industry UsageSemiconductor, electronics manufacturingSemiconductor, consumer electronics, computing

While both roles require expertise in HDL and semiconductor industry experience, Asic Verification Engineers focus on testing and validating ASIC designs, ensuring they meet specifications. Digital Design Engineers primarily create and develop digital circuits. Both roles are essential in the chip development process but differ in their core responsibilities and daily tasks.

How much do ASIC engineers make?

ASIC verification engineers typically earn between $80,000 and $150,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while senior roles with specialized skills in hardware description languages and verification tools can command higher salaries.

What engineer makes $500,000 a year?

Highly experienced ASIC Verification Engineers or senior engineers in specialized fields can earn $500,000 or more annually, especially with extensive expertise, advanced certifications, and leadership roles. Compensation varies based on industry, location, and company size, with top-tier professionals often receiving significant bonuses and stock options.

Are ASIC engineers in demand?

ASIC verification engineers are in high demand due to the growth of semiconductor and electronics industries, with companies seeking skilled professionals to develop and verify complex integrated circuits. Proficiency in hardware description languages like Verilog or VHDL and experience with verification tools increase employability in this field.

What Is an ASIC Verification Engineer?

An ASIC verification engineer works with system designers and architects to test performance and validate hardware components and systems. You plan and develop a verification environment while coordinating with developers and architects throughout the design process. Your duties involve working closely with these other teams during the design process. Your responsibilities may include using computer hardware languages such as Verilog. In this career, you work on hardware design and use algorithms, data structure analysis, and other advanced design techniques.

More about Asic Verification Engineer jobs
What are the most commonly searched types of Asic Verification Engineer jobs in Ohio? The most popular types of Asic Verification Engineer jobs in Ohio are:
What are popular job titles related to Asic Verification Engineer jobs in Ohio? For Asic Verification Engineer jobs in Ohio, the most frequently searched job titles are:
What job categories do people searching Asic Verification Engineer jobs in Ohio look for? The top searched job categories for Asic Verification Engineer jobs in Ohio are:
What are popular job titles related to Asic Verification Engineer jobs in OH? For Asic Verification Engineer jobs in OH, the most frequently searched job titles are:
Asic Verification Engineer jobs near you
Infographic showing various Asic Verification Engineer job openings in Ohio as of July 2026, with employment types broken down into 50% Full Time, and 50% Part Time. Highlights an 50% In-person, and 50% Remote job distribution, with an average salary of $148,382 per year, or $71.3 per hour.

Associate, FPGA / ASIC Verification Engineer

L3HHCM20

Cincinnati, OH • On-site

$118K - $162K/yr

Other

Re-posted 3 days ago

Job description

Job Title: Associate, FPGA / ASIC Verification Engineer

Job Code:40384

Job Location: Cincinnati, OH 

Job Schedule: 4/10:Employees work 10 hour days, 4 days a week 

Job Description:

As an Associate ASIC/FPGA Verification Engineer at L3Harris you will be responsible for verifying the architecture, design and implementation of next generation Electronic Safe and Arm Devices utilizing the latest state of the art tools and technologies.

The ideal candidate for this role would share our passion for creating and innovating new technologies in a highly dynamic, fast-paced environment. We are looking for highly talented, motivated, and versatile engineers that can create the next generation fuzing solutions.

ASIC / FPGA designs will include various sensor interfaces, sequence verification, A/D and D/A interfaces, communication protocols, state machines, timer chains, etc. used in Electronic Safe and Arm Devices (Fuzes) for DOD weapon systems. Microchip/Microsemi Antifuse and Flash are our targeted FPGAs with occasional ASIC development, Siemens Mentor Graphics QuestaSim Prime is our simulation tool, and the System Verilog UVM framework is the current verification environment.  The primary responsibilities will focus on Verilog FPGA design verification, and the System Verilog UVM framework verification.

Essential Functions:

  • Analysis of the requirements, architecture definition, design and debug of FPGA and associated hardware and microcontroller products and associated firmware.
  • Developing Verilog HDL targeting Antifuse and enhanced Flash FPGAs.
  • Developing C# source code targeting enhanced Flash Microcontrollers.
  • Performing effective analysis of functional issues or performance profiling with the hardware and firmware in test environments or target host systems.
  • Contribute to process improvements to ensure hardware-firmware quality and time-to-market.

Qualifications:

  • To be eligible, applicants must be pursuing a bachelor's degree in electrical engineering, Electrical Engineering Technology, Computer Science or related field or have completed their bachelor's degree within the last 12 months, regardless of age.

Preferred Additional Skills:

  • Knowledge using Verilog for Logic Design.
  • Knowledge using SystemVerilog for verification with AVM, VMM, OVM, or UVM a plus
  • Programming experience in C for embedded systems, including development of algorithms, manipulation of data structures, and implementing highly optimized code.
  • Experience with lab tools: Logic Analyzers, oscilloscopes, JTAG/ICE debuggers and protocol analyzers.

Apply