1

Asic Soc Jobs (NOW HIRING)

Principal ASIC Design Engineer

Austin, TX · On-site

$180K - $220K/yr

MS or PhD in Electrical Engineering or a related field. * 10+ years of post-degree experience in hardware engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or ...

Wireless SOC Verification Engineer

Irvine, CA · On-site

$146K - $178.20K/yr

As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team ... Proven track record of working full ASIC cycle from concept to tape-out to bring-up, including test ...

MS or PhD in Electrical Engineering or a related field. * 10+ years of post-degree experience in hardware engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or ...

Principal ASIC Design Engineer

Austin, TX · On-site

$180K - $220K/yr

MS or PhD in Electrical Engineering or a related field. * 10+ years of post-degree experience in hardware engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or ...

MS or PhD in Electrical Engineering or a related field. * 10+ years of post-degree experience in hardware engineering, specifically in ASIC/SoC environments. Qualifications * Have gone through 2 or ...

ASIC/SOC CAD Engineer

Mountain View, CA · On-site +1

$175K - $362.50K/yr

The ASIC/SOC Physically Design CAD Engineer will be responsible for creating and maintaining our CAD flow and infrastructure to produce performant and functionally correct silicon for MatX products ...

Digital ASIC Design Engineer

San Diego, CA · On-site

$98.50K - $147.70K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize ... This is a great opportunity to join a fast-paced SoC team responsible for RTL Design, flows and ...

ASIC/SOC CAD Engineer

Mountain View, CA · On-site

$175K - $362.50K/yr

The ASIC/SOC Physically Design CAD Engineer will be responsible for creating and maintaining our CAD flow and infrastructure to produce performant and functionally correct silicon for MatX products ...

next page

Showing results 1-20

Asic Soc information

See salary details

$140K

$177.7K

$219.5K

How much do asic soc jobs pay per year?

As of May 29, 2026, the average yearly pay for asic soc in the United States is $177,653.00, according to ZipRecruiter salary data. Most workers in this role earn between $159,000.00 and $195,000.00 per year, depending on experience, location, and employer.

What is the difference between Asic Soc vs FPGA Designer?

AspectAsic SocFPGA Designer
Required SkillsHardware design, embedded systems, VHDL/Verilog, ASIC developmentHardware description languages, FPGA architecture, VHDL/Verilog
Work EnvironmentSemiconductor companies, integrated circuit design labsElectronics firms, prototyping labs, FPGA development environments
Industry UsageConsumer electronics, automotive, telecommunicationsPrototyping, testing, low-volume production

Both Asic Soc and FPGA Designer roles involve hardware description languages and embedded systems, but Asic Soc engineers focus on designing integrated circuits for mass production, while FPGA Designers work on flexible, reprogrammable hardware for testing and prototyping. The skills overlap makes them common choices for hardware development in electronics industries.

More about Asic Soc jobs
What cities are hiring for Asic Soc jobs? Cities with the most Asic Soc job openings:
What states have the most Asic Soc jobs? States with the most job openings for Asic Soc jobs include:
Infographic showing various Asic Soc job openings in the United States as of May 2026, with employment types broken down into 1% As Needed, 98% Full Time, and 1% Contract. Highlights an 93% Physical, 6% Hybrid, and 1% Remote job distribution, with an average salary of $177,653 per year, or $85.4 per hour.
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

SpaceX

Irvine, CA

$160K - $220K/yr

Other

Medical, Dental, Vision, Life, Retirement, PTO

Posted 3 days ago


SpaceX rating

8.7

Company rating: 8.7 out of 10

Based on 142 frontline employees who took The Breakroom Quiz

12th of 59 rated aerospace companies


Job description

SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)

At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe. 

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.   

RESPONSIBILITIES:

  • Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks)
  • Develop/improve physical design methodologies and automation scripts for various implementation steps
  • Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs
  • Resolve design/timing/congestion and flow issues, identify potential solutions and drive execution
  • Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop

BASIC QUALIFICATIONS:

  • Bachelor's degree in electrical engineering, computer engineering or computer science
  • 5+ years of ASIC and/or physical design flow development experience in industry

PREFERRED SKILLS AND EXPERIENCE:

  • Strong experience in ASIC/SOC RTL2GDSII physical design and signoff flows
  • Strong experience with industry standard EDA tools including understanding of their capabilities and underlying algorithms
  • Knowledge of deep sub-micron FinFET and CMOS solid state physics
  • Knowledge of CMOS digital design principles, basic standard cells their functionality, standard cell libraries
  • Understanding of CMOS power dissipation in deep submicron processes leakage/dynamic
  • Familiar with CMOS analog circuit and physical design
  • Knowledge of DFT/Scan/MBIST/LBIST and understanding of their impact on physical design flows
  • Good scripting skills (csh/bash, Perl, Python, TCL, Makefile etc.)
  • Self-driven individual with a can-do attitude, willing to learn, and an ability to work in a dynamic group environment

ADDITIONAL REQUIREMENTS:    

  • Ability to work extended hours and weekends as needed to meet critical project milestones   

COMPENSATION AND BENEFITS:

Pay range:    
Physical Design Engineer/Senior: $160,000.00 - $220,000.00/per year    
Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.

Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.


What SpaceX employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom