1

Asic Soc Jobs in Michigan (NOW HIRING)

DFT Engineer

Lansing, MI · On-site

$120 - $190/hr

We are seeking an experienced DFT Engineer to join a high‑performing ASIC/SoC engineering team. In this role, you will be responsible for designing and implementing Design‑for‑Test (DFT ...

New

Asic Soc information

What is the difference between Asic Soc vs FPGA Designer?

AspectAsic SocFPGA Designer
Required SkillsHardware design, embedded systems, VHDL/Verilog, ASIC developmentHardware description languages, FPGA architecture, VHDL/Verilog
Work EnvironmentSemiconductor companies, integrated circuit design labsElectronics firms, prototyping labs, FPGA development environments
Industry UsageConsumer electronics, automotive, telecommunicationsPrototyping, testing, low-volume production

Both Asic Soc and FPGA Designer roles involve hardware description languages and embedded systems, but Asic Soc engineers focus on designing integrated circuits for mass production, while FPGA Designers work on flexible, reprogrammable hardware for testing and prototyping. The skills overlap makes them common choices for hardware development in electronics industries.

Is ASIC a good career?

An ASIC (Application-Specific Integrated Circuit) design engineer or developer role is considered a specialized and in-demand career in the semiconductor and electronics industry. It requires knowledge of digital design, hardware description languages like VHDL or Verilog, and often involves working with CAD tools; the field offers opportunities for growth and competitive salaries. However, it can also involve long hours and continuous learning to keep up with technological advancements.

What is ASIC SoC design?

ASIC SoC design involves creating custom integrated circuits that combine multiple components, such as processors, memory, and peripherals, onto a single chip for specific applications. It requires knowledge of hardware description languages like VHDL or Verilog, and often involves simulation, verification, and layout tools to ensure performance and reliability.

What cities in Michigan are hiring for Asic Soc jobs?

Cities in Michigan with the most Asic Soc job openings:

$120 - $190/hr

Other

Posted yesterday

New


Job description

Benefits
  • Day-1 Onsite
  • Competitive salary
  • Opportunity for advancement
DFT Engineer (Design for Test)

Location: Santa Clara, CA (Onsite)

Employment Type: Long‑Term Contract

Interview Process: Virtual Interviews

Compensation: Based on Experience (DOE)

Engagement: ANY

Preference: Local candidates or those able to work onsite.

We are seeking an experienced DFT Engineer to join a high‑performing ASIC/SoC engineering team.

In this role, you will be responsible for designing and implementing Design‑for‑Test (DFT) solutions that ensure high manufacturing quality, test coverage, and efficient production testing for complex semiconductor devices.

Key Responsibilities
  • Design and implement DFT architecture for ASIC and SoC designs.
  • Develop and integrate Scan Compression, MBIST, LBIST, JTAG, and IJTAG solutions.
  • Perform ATPG, fault simulation, and test coverage analysis.
  • Support silicon bring‑up, debug, characterization, and production test activities.
  • Collaborate closely with Design, Verification, Physical Design, and Product Engineering teams throughout the development lifecycle.
Required Qualifications
  • 5+ years of hands‑on experience in Design for Test (DFT).
  • Strong expertise in Scan, Scan Compression, MBIST, LBIST, ATPG, and JTAG technologies.
  • Solid understanding of IEEE 1149.1, IEEE 1500, and IEEE 1687 (IJTAG) standards.
  • Experience with one or more industry‑standard DFT tools:
    • Synopsys TestMAX / DFT Compiler
    • Siemens Tessent
    • Cadence Modus
  • Proficiency in Verilog and/or SystemVerilog.
  • Scripting experience using Python, Perl, Tcl, or Shell.
Preferred Qualifications
  • Experience with ASIC/SoC development.
  • Background in silicon bring‑up, debug, and production test.
  • Strong problem‑solving skills and the ability to work effectively in cross‑functional engineering teams.

If you’re passionate about developing robust DFT solutions for advanced semiconductor products, we’d love to hear from you.

#J-18808-Ljbffr