Design Verification Engineer
$184K - $324K/yr
... like UVM Experience with C/C++, assembly is a plus Excellent interpersonal and communication skills and the dream to take on diverse challenges Minimum Qualifications Minimum of BS + 10 years ...
$184K - $324K/yr
... like UVM Experience with C/C++, assembly is a plus Excellent interpersonal and communication skills and the dream to take on diverse challenges Minimum Qualifications Minimum of BS + 10 years ...
$184K - $324K/yr
... like UVM Experience with C/C++, assembly is a plus Excellent interpersonal and communication skills and the dream to take on diverse challenges Minimum Qualifications Minimum of BS + 10 years ...
$184K - $324K/yr
... like UVM Experience with C/C++, assembly is a plus Excellent interpersonal and communication skills and the dream to take on diverse challenges Minimum Qualifications Minimum of BS + 10 years ...
$184K - $324K/yr
... like UVM Experience with C/C++, assembly is a plus Excellent interpersonal and communication skills and the dream to take on diverse challenges Minimum Qualifications Minimum of BS + 10 years ...
$184K - $324K/yr
... like UVM Experience with C/C++, assembly is a plus Excellent interpersonal and communication skills and the dream to take on diverse challenges Minimum Qualifications Minimum of BS + 10 years ...
$184K - $324K/yr
... like UVM Experience with C/C++, assembly is a plus Excellent interpersonal and communication skills and the dream to take on diverse challenges Minimum Qualifications Minimum of BS + 10 years ...
OR · On-site +1
$170K - $250K/yr
Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and ... verification partners when needed. Qualifications * B.S. or M.S. in Electrical Engineering ...
OR · On-site +1
$170K - $250K/yr
Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and ... verification partners when needed. Qualifications * B.S. or M.S. in Electrical Engineering ...
Background with System Verilog and UVM based methodology for ASIC verification. Ways to stand out from the crowd: Strong C/C++ programming experience Prior Design or Verification experience of ...
Background with System Verilog and UVM based methodology for ASIC verification. Ways to stand out from the crowd: Strong C/C++ programming experience Prior Design or Verification experience of ...
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Background with System Verilog and UVM based methodology for ASIC verification. Ways to stand out from the crowd: * Strong C/C++ programming experience * Prior Design or Verification experience of ...
Background with System Verilog and UVM based methodology for ASIC verification. Ways to stand out from the crowd: * Strong C/C++ programming experience * Prior Design or Verification experience of ...
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Beaverton, OR · On-site
$141K/yr
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Beaverton, OR · On-site
$141K/yr
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Beaverton, OR · On-site
$141K/yr
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Beaverton, OR · On-site
$141K/yr
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Beaverton, OR · On-site
$141K/yr
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Beaverton, OR · On-site
$141K/yr
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Beaverton, OR · On-site
$141K/yr
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Beaverton, OR · On-site
$141K/yr
... UVM base testbenches Experience in system Verilog assertions or silicon bringup or UPF and low ... verification is a plus Advanced programming skills such as object orientated programming or CPU ...
Beaverton, OR · On-site
$119K - $163K/yr
Senior Engineer Design Verification Engineering Job Requisition: 1010.1272.5 / R262669 Job Location ... UVM, and coverage analysis. * Demonstrated understanding of analog and digital circuits through ...
Beaverton, OR · On-site
$119K - $163K/yr
Senior Engineer Design Verification Engineering Job Requisition: 1010.1272.5 / R262669 Job Location ... UVM, and coverage analysis. * Demonstrated understanding of analog and digital circuits through ...
$119K - $163K/yr
Senior Engineer Design Verification Engineering Job Requisition: 1010.1272.5 / R262669 Job Location ... UVM, and coverage analysis. * Demonstrated understanding of analog and digital circuits through ...
$119K - $163K/yr
Senior Engineer Design Verification Engineering Job Requisition: 1010.1272.5 / R262669 Job Location ... UVM, and coverage analysis. * Demonstrated understanding of analog and digital circuits through ...
Hillsboro, OR · On-site
$141K - $200K/yr
... developers, and physical design teams to improve verification of complex architectural and ... Testbench component development (preferably in OVM/UVM), and design debugging skills. Preferred ...
Hillsboro, OR · On-site
$141K - $200K/yr
... developers, and physical design teams to improve verification of complex architectural and ... Testbench component development (preferably in OVM/UVM), and design debugging skills. Preferred ...
OR · On-site +1
... UVM) Experience with design and verification tools (VCS, Verdi or equivalent) Background in UPF power verification is a plus Experience in netlist and DFT verification is a plus Perl/Python and C/C ...
OR · On-site +1
... UVM) Experience with design and verification tools (VCS, Verdi or equivalent) Background in UPF power verification is a plus Experience in netlist and DFT verification is a plus Perl/Python and C/C ...
Familiarity with UVM-based simulation environments and how formal complements dynamic verification ... programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting ...
Familiarity with UVM-based simulation environments and how formal complements dynamic verification ... programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting ...
Tualatin, OR · On-site
$154K - $247K/yr
Expertise with UVM testbench development and Verification IP integration * Experience with ... Makefiles, shell programming, TCL, Perl, Python) * Experience working with revision source control ...
Tualatin, OR · On-site
$154K - $247K/yr
Expertise with UVM testbench development and Verification IP integration * Experience with ... Makefiles, shell programming, TCL, Perl, Python) * Experience working with revision source control ...
$84.6K - $96.5K
1% of jobs
$96.5K - $108.3K
1% of jobs
$108.3K - $120.2K
1% of jobs
$120.2K - $132.1K
1% of jobs
$139.1K is the 25th percentile. Wages below this are outliers.
$132.1K - $143.9K
35% of jobs
The median wage is $146.3K / yr.
$143.9K - $155.8K
54% of jobs
$155.8K - $167.7K
1% of jobs
$167.7K - $179.5K
1% of jobs
$179.5K - $191.4K
2% of jobs
$191.4K - $203.3K
1% of jobs
$203.3K - $215.2K
1% of jobs
$84.6K
$150.8K
$215.2K
A UVM Verification Engineer is responsible for verifying the functionality of digital designs using the Universal Verification Methodology (UVM). They develop testbenches, write SystemVerilog test cases, and implement constrained-random and coverage-driven verification techniques. Their role ensures that ASICs or FPGAs meet design specifications before fabrication. They also work with RTL designers to identify and debug issues, improving overall design quality.
As a Uvm Verification Engineer, your daily responsibilities often include developing and maintaining testbenches using UVM, creating and executing verification plans, writing and debugging test cases in SystemVerilog, and analyzing simulation results to identify design bugs. You’ll typically collaborate closely with design engineers to understand new features and with fellow verification engineers to enhance coverage and test methodology. Regular meetings and status updates are common, ensuring alignment across the verification team and other departments. This dynamic environment offers opportunities to tackle complex debugging challenges and continuously learn as project requirements evolve.
To thrive as a Uvm Verification Engineer, you need a strong background in digital design verification, SystemVerilog programming, and a deep understanding of verification methodologies, particularly Universal Verification Methodology (UVM). Proficiency in using simulation tools such as Mentor Questa, Cadence Xcelium, or Synopsys VCS, as well as familiarity with version control and bug tracking systems, is typically required. Strong analytical thinking, effective communication, and teamwork skills set individuals apart in this position. These skills are crucial to ensure high-quality, reliable silicon designs and seamless collaboration across development teams in fast-paced chip design environments.
For Uvm Verification Engineer jobs in Oregon, the most frequently searched job titles are:
The top searched job categories for Uvm Verification Engineer jobs in Oregon are:

$184K - $324K/yr
Full-time
Medical, Dental, Retirement
Re-posted 10 days ago
8.1
Based on 680 frontline employees who took The Breakroom Quiz
6th of 30 rated technology retailers
Sourced by ZipRecruiter
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.
Computer and electronic product manufacturing
10,000+ Employees
Cupertino, CA, US
1976