Own end-to-end chip-level static timing analysis and sign-off, covering all timing checks including ... Mentor junior engineers and contribute to documentation, timing reports, constraint specs, and ...
Own end-to-end chip-level static timing analysis and sign-off, covering all timing checks including ... Mentor junior engineers and contribute to documentation, timing reports, constraint specs, and ...
STA Engineer
Santa Clara, CA · On-site
$117K - $160K/yr
Qualcomm's Wi-Fi SoC organization is seeking an experienced and highly skilled Static Timing Analysis (STA) and Synthesis Engineer to contribute to the development of next-generation connectivity ...
STA Engineer
Santa Clara, CA · On-site
$117K - $160K/yr
Qualcomm's Wi-Fi SoC organization is seeking an experienced and highly skilled Static Timing Analysis (STA) and Synthesis Engineer to contribute to the development of next-generation connectivity ...
STA Engineer
Santa Clara, CA · On-site
$153K - $229K/yr
Responsibilities : Qualcomm's Wi‑Fi SoC organization is seeking an experienced and highly skilled Static Timing Analysis (STA) and Synthesis Engineer to contribute to the development of ...
STA Engineer
Santa Clara, CA · On-site
$153K - $229K/yr
Responsibilities : Qualcomm's Wi‑Fi SoC organization is seeking an experienced and highly skilled Static Timing Analysis (STA) and Synthesis Engineer to contribute to the development of ...
Physical Design Implementation and STA Lead
San Jose, CA · On-site
$149K - $215K/yr
You will provide technical guidance to engineers across implementation and timing closure ... Lead static timing analysis (STA) and timing closure across multiple process, voltage, and ...
Physical Design Implementation and STA Lead
San Jose, CA · On-site
$149K - $215K/yr
You will provide technical guidance to engineers across implementation and timing closure ... Lead static timing analysis (STA) and timing closure across multiple process, voltage, and ...
$100K - $500K/yr
As a Staff Design for Test STA Engineer at Tenstorrent, you will be a key technical leader in ... Static Timing Analysis (STA) for complex SoCs. You will be responsible for defining and ...
$100K - $500K/yr
As a Staff Design for Test STA Engineer at Tenstorrent, you will be a key technical leader in ... Static Timing Analysis (STA) for complex SoCs. You will be responsible for defining and ...
Senior Principal Engineer (PE) / Subject Matter Expert (SME) - Quartus Timing Analysis & Optimizatio
San Jose, CA · On-site
$266K - $392K/yr
Altera is seeking a highly experienced Senior Principal Engineer / Subject Matter Expert (SME) to ... Static Timing Analysis (STA) * Architect and develop next-generation STA capabilities, including ...
Senior Principal Engineer (PE) / Subject Matter Expert (SME) - Quartus Timing Analysis & Optimizatio
San Jose, CA · On-site
$266K - $392K/yr
Altera is seeking a highly experienced Senior Principal Engineer / Subject Matter Expert (SME) to ... Static Timing Analysis (STA) * Architect and develop next-generation STA capabilities, including ...
STA/Constraints Engineer
Santa Clara, CA · On-site
$145K/yr
THE ROLE: The STA/Constraints Engineer is responsible for developing FullChip constraints and ... Work on SDC development, STA (Static Timing) analysis, shift left of timing closure, CDC (Clock ...
STA/Constraints Engineer
Santa Clara, CA · On-site
$145K/yr
THE ROLE: The STA/Constraints Engineer is responsible for developing FullChip constraints and ... Work on SDC development, STA (Static Timing) analysis, shift left of timing closure, CDC (Clock ...
Physical Design Engineer (STA, SDC, MMMC) | San Diego, CA /Santa Clara, CA / Austin, TX | Onsite | L
Austin, TX · On-site
$134K - $138K/yr
Static Timing Analysis (STA) / Timing Closure & Signoff Engineer Function: Physical Design - Timing Signoff Experience: 3 - 8 years of relevant STA / physical design experience Engagement:
Physical Design Engineer (STA, SDC, MMMC) | San Diego, CA /Santa Clara, CA / Austin, TX | Onsite | L
Austin, TX · On-site
$134K - $138K/yr
Static Timing Analysis (STA) / Timing Closure & Signoff Engineer Function: Physical Design - Timing Signoff Experience: 3 - 8 years of relevant STA / physical design experience Engagement:
DFT Engineer
San Jose, CA · On-site
Principal DFT Engineer-San Jose,CA We are hiring for a Principal DFT Engineer with strong Siemens ... Handling synthesis, formal verification, and performing STA (Static Timing Analysis) & Simulation ...
DFT Engineer
San Jose, CA · On-site
Principal DFT Engineer-San Jose,CA We are hiring for a Principal DFT Engineer with strong Siemens ... Handling synthesis, formal verification, and performing STA (Static Timing Analysis) & Simulation ...
Physical Design Implementation and STA Lead
San Jose, CA · On-site
$149K - $215K/yr
You will provide technical guidance to engineers across implementation and timing closure ... Lead static timing analysis (STA) and timing closure across multiple process, voltage, and ...
Physical Design Implementation and STA Lead
San Jose, CA · On-site
$149K - $215K/yr
You will provide technical guidance to engineers across implementation and timing closure ... Lead static timing analysis (STA) and timing closure across multiple process, voltage, and ...
Senior Static Timing Analysis (STA) Methodology Engineer
Saratoga, CA · On-site
$120K - $220K/yr
... Engineering, or equivalent industry experience 8+ years of industry experience in STA and timing ... analysis Fluency with PrimeTime and related signoff tools (PT-SI, PTPX, PT-ECO), with extensive ...
Senior Static Timing Analysis (STA) Methodology Engineer
Saratoga, CA · On-site
$120K - $220K/yr
... Engineering, or equivalent industry experience 8+ years of industry experience in STA and timing ... analysis Fluency with PrimeTime and related signoff tools (PT-SI, PTPX, PT-ECO), with extensive ...
Senior SoC STA Engineer
$144K - $148K/yr
Job Summary We are seeking a highly experienced Senior SoC STA Engineer to own chip-level timing ... Own end-to-end chip-level static timing analysis and sign-off across all checks, modes, process ...
Senior SoC STA Engineer
$144K - $148K/yr
Job Summary We are seeking a highly experienced Senior SoC STA Engineer to own chip-level timing ... Own end-to-end chip-level static timing analysis and sign-off across all checks, modes, process ...
Senior Static Timing Analysis (STA) Methodology Engineer
Saratoga, CA · On-site
$120K - $220K/yr
... Engineering, or equivalent industry experience * 8+ years of industry experience in STA and timing ... Experience with MMMC analysis, timing ECO flows, and late-stage timing closure techniques
Quick apply
Senior Static Timing Analysis (STA) Methodology Engineer
Saratoga, CA · On-site
$120K - $220K/yr
... Engineering, or equivalent industry experience * 8+ years of industry experience in STA and timing ... Experience with MMMC analysis, timing ECO flows, and late-stage timing closure techniques
... engineering to design experiments, analyze results and refine design methodologies applied across all silicon design at Apple. * Drive adoption of new technologies in the field of static timing ...
... engineering to design experiments, analyze results and refine design methodologies applied across all silicon design at Apple. * Drive adoption of new technologies in the field of static timing ...
CPU CDC/STA Engineer
Santa Clara, CA · On-site
As a CPU CDC/STA Engineer, you will play a major role analyzing the design and driving fixes as ... Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions ...
CPU CDC/STA Engineer
Santa Clara, CA · On-site
As a CPU CDC/STA Engineer, you will play a major role analyzing the design and driving fixes as ... Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions ...
Senior Static Timing Analysis (STA) Methodology Engineer
Saratoga, CA · On-site
$120K - $220K/yr
We are seeking a Senior STA Methodology Engineer to join our ASIC design team. In this role, you ... MMMC analysis, timing ECO flows, and late-stage timing closure techniques • Proficiency in ...
Senior Static Timing Analysis (STA) Methodology Engineer
Saratoga, CA · On-site
$120K - $220K/yr
We are seeking a Senior STA Methodology Engineer to join our ASIC design team. In this role, you ... MMMC analysis, timing ECO flows, and late-stage timing closure techniques • Proficiency in ...
CPU CDC/STA Engineer
Santa Clara, CA · On-site
As a CPU CDC/STA Engineer, you will play a major role analyzing the design and driving fixes as ... Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions ...
CPU CDC/STA Engineer
Santa Clara, CA · On-site
As a CPU CDC/STA Engineer, you will play a major role analyzing the design and driving fixes as ... Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions ...
... engineering to design experiments, analyze results and refine design methodologies applied across all silicon design at Apple. * Drive adoption of new technologies in the field of static timing ...
... engineering to design experiments, analyze results and refine design methodologies applied across all silicon design at Apple. * Drive adoption of new technologies in the field of static timing ...
CPU CDC/STA Engineer
Santa Clara, CA · On-site
As a CPU CDC/STA Engineer, you will play a major role analyzing the design and driving fixes as ... Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions ...
CPU CDC/STA Engineer
Santa Clara, CA · On-site
As a CPU CDC/STA Engineer, you will play a major role analyzing the design and driving fixes as ... Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions ...
CPU CDC/STA Engineer
Santa Clara, CA · On-site
As a CPU CDC/STA Engineer, you will play a major role analyzing the design and driving fixes as ... Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions ...
CPU CDC/STA Engineer
Santa Clara, CA · On-site
As a CPU CDC/STA Engineer, you will play a major role analyzing the design and driving fixes as ... Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions ...
Sta Static Timing Analysis Engineer information
See salary details
$25.48 - $30.14
1% of jobs
$30.14 - $34.79
5% of jobs
$34.79 - $39.44
9% of jobs
$43.46 is the 25th percentile. Wages below this are outliers.
$39.44 - $44.10
12% of jobs
$44.10 - $48.75
10% of jobs
The median wage is $53.08 / hr.
$48.75 - $53.41
15% of jobs
$53.41 - $58.06
15% of jobs
$61.36 is the 75th percentile. Wages above this are outliers.
$58.06 - $62.72
13% of jobs
$62.72 - $67.37
10% of jobs
$67.37 - $72.03
10% of jobs
$72.03 - $76.68
2% of jobs
$25
$53
$76
How much do sta static timing analysis engineer jobs pay per hour?
What is a STA static timing analysis engineer?
What are some common challenges faced by STA static timing analysis engineers during project cycles?
What are the key skills and qualifications needed to thrive as a STA static timing analysis engineer?

Full-time
Medical, Dental, Vision, PTO
Re-posted 23 days ago
Micron Technology rating
8.6
Based on 43 frontline employees who took The Breakroom Quiz
27th of 156 rated electronics manufacturers
Job description
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The Heterogeneous Integration Group (HIG) within Micron's Technology and Products Group (TPG) leads the development of High Bandwidth Memory (HBM) solutions for AI and ML applications. Our modern designs use Through Silicon Via (TSV) technology. We stack multiple DRAM chips on a high-speed memory controller with a coordinated logic chip in one package. This new way improves memory density and bandwidth through parallelization. It aims to deliver the lowest power per bit solutions in the industry.
You will be part of the Heterogeneous Integration Group (HIG), owning chip-level static timing sign-off for next-generation die.
You will work closely with RTL design, physical design, architecture, design for test (DFT), verification, and product teams to ensure timing integrity from initial design through tape-out.
This is a hands-on senior technical role focused on chip-level static timing analysis ownership, timing closure, methodology development, and pre- and post-silicon timing correlation.
Responsibilities will include, but are not limited to:
Own end-to-end chip-level static timing analysis and sign-off, covering all timing checks including setup, hold, recovery, removal, and data-to-data across all process corners, operating modes, and voltage and temperature conditions.
Develop, maintain, and validate comprehensive Synopsys Design Constraints (SDC) for all clock domains, reset trees, high-bandwidth memory (HBM) physical interfaces, Joint Test Action Group (JTAG), memory built-in self-test (MBIST), design for test (DFT), and configuration logic, ensuring sign-off quality and reuse across design generations.
Drive timing closure at block, subsystem, and full-chip levels through critical path analysis, timing engineering change orders (ECOs), and close collaboration with physical design teams on placement, clock tree synthesis (CTS), and routing to meet timing targets.
Perform multi-mode, multi-corner (MMMC) timing analysis including setup and hold closure, clock domain crossing (CDC) timing, and application of on-chip variation derates (OCV, AOCV, POCV) appropriate for advanced technology nodes.
Lead signal integrity and crosstalk analysis, identify noise-induced timing violations, and work with physical design teams to implement mitigation strategies, while conducting DFT timing analysis including scan chain timing, automatic test pattern generation (ATPG) mode constraints, MBIST timing closure, and JTAG interface timing.
Partner with RTL and architecture teams to provide early static timing analysis feedback on micro-architectural decisions, clock architecture, timing budgets, and power and area tradeoffs, and develop and maintain automation scripts and flows in Python and Tcl for constraint generation, timing report extraction, waiver management, quality of results dashboards, regression tracking, and sign-off readiness reporting.
Perform post-silicon timing correlation by analyzing silicon measurement data against pre-silicon predictions, identifying systematic discrepancies, feeding learnings back into timing models, tool settings, and methodology updates, and engaging directly with electronic design automation tool vendors to evaluate new features, resolve tool issues, and drive methodology enhancements.
Define and drive static timing analysis methods, sign-off standards, and timing closure rules across the organization. Lead readiness reviews and tape-out sign-off gates. Mentor junior engineers and contribute to documentation, timing reports, constraint specs, and block-level timing budgets. Collaborate with Physical Compose, RTL, Verification, DFT, Product Engineering, and Test teams to meet timing requirements through all compose phases.
Minimum Qualifications:
10+ years of industry experience in chip-level static timing analysis with a proven track record of full timing sign-off ownership on multiple tape-outs at 5 nanometers or below.
Deep, hands-on expertise with industry-standard static timing analysis tools such as Synopsys PrimeTime and/or Cadence Tempus, including configuration of analysis modes, corner libraries, and sign-off decks.
Expert-level understanding of advanced timing concepts including multi-mode multi-corner analysis, on-chip variation techniques, signal integrity and crosstalk analysis, and power-aware timing in sub-5-nanometer technology nodes.
Proven ability to develop and own complex SDC timing constraints for large hierarchical system-on-chip designs with multiple clock domains, asynchronous interfaces, and mixed-voltage power domains.
Experience across the full RTL-to-GDS implementation flow including synthesis, placement, clock tree synthesis, routing, physical sign-off, hierarchical static timing analysis methodologies, and timing-driven collaboration with physical design engineers.
Preferred Qualifications:
Exposure to design-for-test (DFT) concepts including scan, memory built-in self-test, built-in redundancy analysis and repair, and debug.
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
Familiarity with foundry process design kits, Liberty timing models, ECSM and CCS noise models, and advanced process variation modeling.
Excellent analytical and debug skills with the ability to trace timing failures to root cause across RTL, constraints, physical implementation, and tool methodology.
Strong communication skills with the ability to present timing status, risks, and sign-off readiness clearly across multi-functional teams.
Good understanding of Agentic AI or willingness to learn Agentic AI to help develop efficient workflow.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
What Micron Technology employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Micron Technology
Sourced by ZipRecruiter
Industry
Semiconductor and electronic component manufacturing
Company size
10,000+ Employees
Headquarters location
Boise, ID, US
Year founded
2019