ZipRecruiter

Log In

1

Soc Design Verification Engineer Jobs (NOW HIRING)

DensityAI

SOC Design Verification

Mountain View, CA

$200K - $350K/yr

About the role Own SOC-level verification and emulation for our AI accelerator silicon. Work with chip-design and software teams driving DensityAI's AI accelerator program from first silicon through ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer Looking for new challenges? Would you like the variety of a contract ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer Looking for new challenges? Would you like the variety of a contract ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Redolent, Inc.

Design Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

We are seeking a skilled Design Verification Engineer to join our hardware engineering team. The ... Experience with SoC-level verification , assertion-based verification , or formal verification

iFlow Inc

Design Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

Design Verification Engineer Location:Santa Clara CA Duration: Long term Experience:8-15 Years ... SoC level testing Develop directed and random testcases, perform coverage analysis, and close ...

Apple

Design Verification Engineer

Waltham, MA · On-site

$146K - $179K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

PHY Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

Our wireless SoC organization is responsible for all aspects of wireless silicon development with a ... As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of ...

Apple

Wireless Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

Our wireless SoC organization is responsible for all aspects of wireless silicon development with a ... As a Wireless Design Verification Engineer, you will be responsible for pre-silicon RTL ...

next page

Showing results 1-20

All JobsSoc Design Verification Engineer Jobs

Soc Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do soc design verification engineer jobs pay per year?

As of Jun 9, 2026, the average yearly pay for soc design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are some common challenges faced by SoC Design Verification Engineers during the verification process?

SoC Design Verification Engineers often encounter challenges related to the increasing complexity of modern system-on-chip architectures, such as integrating numerous IP blocks and ensuring robust communication between them. Debugging failures in large-scale simulations and managing tight project deadlines can also be demanding. Additionally, adapting to evolving verification methodologies and tools, as well as collaborating effectively with design and firmware teams to resolve issues quickly, are common aspects of the role. Successful engineers leverage strong problem-solving skills and proactive communication to navigate these challenges.

What are the key skills and qualifications needed to thrive as a SoC Design Verification Engineer, and why are they important?

To thrive as an SoC Design Verification Engineer, you need a solid background in digital design, computer architecture, and verification methodologies, typically supported by a degree in electrical or computer engineering. Familiarity with hardware description languages (HDL) like Verilog or VHDL, verification tools such as UVM/SystemVerilog, and simulation/debugging environments is essential. Strong analytical thinking, problem-solving abilities, and effective communication skills help in collaborating with design teams and troubleshooting complex issues. These skills and qualities are vital to ensure the reliability, functionality, and timely delivery of complex system-on-chip products.

What are SoC Design Verification Engineers?

SoC (System-on-Chip) Design Verification Engineers are professionals who ensure that integrated circuits, which combine multiple components onto a single chip, function correctly according to their specifications. They use various verification methodologies and tools to simulate, test, and debug the design before it is manufactured. Their work involves creating testbenches, running simulation tests, and collaborating with design engineers to identify and resolve issues early in the development cycle. This helps prevent costly errors and ensures the final product meets quality and performance standards.

What is the difference between Soc Design Verification Engineer vs Soc Validation Engineer?

AspectSoc Design Verification EngineerSoc Validation Engineer
Primary FocusVerifying design correctness through simulation and testing during developmentValidating the final product to ensure it meets specifications and functions in real-world scenarios
Work EnvironmentDesign teams, simulation labs, hardware testingProduct testing, field testing, customer environments
Required CredentialsBachelor's or master's in Electrical Engineering, VLSI, or related fields; knowledge of verification toolsBachelor's or master's in Electrical Engineering, VLSI, or related fields; experience with testing methodologies

The Soc Design Verification Engineer primarily focuses on verifying the design correctness during development, while the Soc Validation Engineer tests the final product to ensure it functions correctly in real-world conditions. Both roles require similar educational backgrounds and industry experience, but their responsibilities differ in the development lifecycle.

More about Soc Design Verification Engineer jobs
What cities are hiring for Soc Design Verification Engineer jobs? Cities with the most Soc Design Verification Engineer job openings:
What states have the most Soc Design Verification Engineer jobs? States with the most job openings for Soc Design Verification Engineer jobs include:
What job categories do people searching Soc Design Verification Engineer jobs look for? The top searched job categories for Soc Design Verification Engineer jobs are:
Soc Design Verification Engineer jobs near you
Infographic showing various Soc Design Verification Engineer job openings in the United States as of June 2026, with employment types broken down into 94% Full Time, 3% Part Time, and 3% Contract. Highlights an 81% Physical, 6% Hybrid, and 13% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.
Design Verification Engineer

Design Verification Engineer

Reveille Technologies

Santa Clara, CA

$158K - $193K/yr

Other

Posted 14 days ago

Job description

No Contract Only Fulltime
Title: Design Verification Engineer
Loc: Santa Clara CA(Weekly 5 days onsite)
Type: Fulltime
Key Responsibilities:

DV Engineer with strong expertise in SystemVerilog, UVM, and AMBA protocols.
Experienced in building IP/SoC testbenches, writing test plans from design specs, and closing functional/code coverage.
Skilled in power-aware (UPF/CPF) simulations, debugging RTL failures, and collaborating across DFT, PD, and post-silicon teams to ensure high-quality design delivery.

Note: Only local candidate's are eligible to apply for this role.
Praveenkumar

Apply