ZipRecruiter

Log In

1

Soc Design Verification Engineer Jobs in Texas (NOW HIRING)

Glow Networks

SOC Design Verification Engineer

Dallas, TX · On-site

$127K - $156K/yr

SOC Design Verification Engineer Location: Redmond, WA (Onsite) Duration: 10 Months Minimum Qualifications • Track record of 'first-pass success' in ASIC development cycles. • Bachelor's degree ...

Intel Corporation

SoC Verification Engineer

Austin, TX · On-site

$141K - $200K/yr

Position Overview As a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's complex System-on-Chip (SoC) designs meet functional specifications and deliver high ...

Intel

SoC Verification Engineer

Austin, TX · On-site

$141K - $200K/yr

Position Overview As a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's complex System-on-Chip (SoC) designs meet functional specifications and deliver high ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineer ID: 1063 Location: Austin, TX More about this job > Description Design ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineer ID: 1058 Location: Austin, TX More about this job > Description Design ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer Looking for new challenges? Would you like the variety of a contract ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer Looking for new challenges? Would you like the variety of a contract ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Correct Designs

Senior Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Senior Design Verification Engineer ID: 1064 Location: Austin, TX More about this job > Description ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

next page

Showing results 1-20

All JobsSoc Design Verification Engineer JobsSoc Design Verification Engineer Jobs in Texas

Soc Design Verification Engineer information

See Texas salary details

$98.3K

$139K

$155.6K

How much do soc design verification engineer jobs pay per year?

As of Jul 27, 2026, the average yearly pay for soc design verification engineer in Texas is $138,956.00, according to ZipRecruiter salary data. Most workers in this role earn between $126,700.00 and $154,700.00 per year, depending on experience, location, and employer.

What are some common challenges faced by SoC Design Verification Engineers during the verification process?

SoC Design Verification Engineers often encounter challenges related to the increasing complexity of modern system-on-chip architectures, such as integrating numerous IP blocks and ensuring robust communication between them. Debugging failures in large-scale simulations and managing tight project deadlines can also be demanding. Additionally, adapting to evolving verification methodologies and tools, as well as collaborating effectively with design and firmware teams to resolve issues quickly, are common aspects of the role. Successful engineers leverage strong problem-solving skills and proactive communication to navigate these challenges.

What are the key skills and qualifications needed to thrive as a SoC Design Verification Engineer, and why are they important?

To thrive as an SoC Design Verification Engineer, you need a solid background in digital design, computer architecture, and verification methodologies, typically supported by a degree in electrical or computer engineering. Familiarity with hardware description languages (HDL) like Verilog or VHDL, verification tools such as UVM/SystemVerilog, and simulation/debugging environments is essential. Strong analytical thinking, problem-solving abilities, and effective communication skills help in collaborating with design teams and troubleshooting complex issues. These skills and qualities are vital to ensure the reliability, functionality, and timely delivery of complex system-on-chip products.

What are SoC Design Verification Engineers?

SoC (System-on-Chip) Design Verification Engineers are professionals who ensure that integrated circuits, which combine multiple components onto a single chip, function correctly according to their specifications. They use various verification methodologies and tools to simulate, test, and debug the design before it is manufactured. Their work involves creating testbenches, running simulation tests, and collaborating with design engineers to identify and resolve issues early in the development cycle. This helps prevent costly errors and ensures the final product meets quality and performance standards.

What is the difference between Soc Design Verification Engineer vs Soc Validation Engineer?

AspectSoc Design Verification EngineerSoc Validation Engineer
Primary FocusVerifying design correctness through simulation and testing during developmentValidating the final product to ensure it meets specifications and functions in real-world scenarios
Work EnvironmentDesign teams, simulation labs, hardware testingProduct testing, field testing, customer environments
Required CredentialsBachelor's or master's in Electrical Engineering, VLSI, or related fields; knowledge of verification toolsBachelor's or master's in Electrical Engineering, VLSI, or related fields; experience with testing methodologies

The Soc Design Verification Engineer primarily focuses on verifying the design correctness during development, while the Soc Validation Engineer tests the final product to ensure it functions correctly in real-world conditions. Both roles require similar educational backgrounds and industry experience, but their responsibilities differ in the development lifecycle.

What are popular job titles related to Soc Design Verification Engineer jobs in Texas? For Soc Design Verification Engineer jobs in Texas, the most frequently searched job titles are:
What job categories do people searching Soc Design Verification Engineer jobs in Texas look for? The top searched job categories for Soc Design Verification Engineer jobs in Texas are:
Soc Design Verification Engineer jobs near you
Infographic showing various Soc Design Verification Engineer job openings in Texas as of July 2026, with employment types broken down into 87% Full Time, 10% Part Time, and 3% Contract. Highlights an 85% Physical, 4% Hybrid, and 11% Remote job distribution, with an average salary of $138,956 per year, or $66.8 per hour.
SOC Design Verification Engineer

SOC Design Verification Engineer

Glow Networks

Dallas, TX • On-site

$127K - $156K/yr

Full-time

Posted 5 days ago

Job description

Position: SOC Design Verification Engineer
Location: Redmond, WA (Onsite)
Duration: 10 Months
Minimum Qualifications
• Track record of 'first-pass success' in ASIC development cycles.
• Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
• 8 to 10 years of hands-on experience in SystemVerilog/UVM methodology
• Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation.
• Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
Preferred Qualifications
• Experience verifying GPU/CPU designs.
• Experience in development of UVM based verification environments from scratch.
• Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs.
• Experience with revision control systems like Mercurial(Hg), Git or SVN.
• Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, Ethernet.
• Experience working across and building relationships with cross-functional design, model and emulation teams.
• Define and implement SoC verification plans, build verification test benches to enable sub-system/SoC level verification.
• Develop functional tests based on verification test plan.
• Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
• Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
• Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
• Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.

Apply