ZipRecruiter

Log In

1

Soc Design Verification Engineer Jobs in Texas (NOW HIRING)

Optimalsemi

Senior SoC Design Verification Engineer

Dallas, TX · On-site

$135K - $164K/yr

Fiori Technology Solutions is currently hiring for a Design Verification Engineer. This is fulltime ... Digital verification for complex SoC with MCUs (ARM CM0+/CM3/4/CM33) with complex peripherals ...

Intel Corporation

SoC Verification Engineer

Austin, TX · On-site

$141K - $200K/yr

Position Overview As a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's complex System-on-Chip (SoC) designs meet functional specifications and deliver high ...

Intel

SoC Verification Engineer

Austin, TX

$141K - $200K/yr

Position Overview As a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's complex System-on-Chip (SoC) designs meet functional specifications and deliver high ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer ID: 1063 Location: Austin, TX More about this job > Description Design ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer ID: 1058 Location: Austin, TX More about this job > Description Design ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer Looking for new challenges? Would you like the variety of a contract ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer Looking for new challenges? Would you like the variety of a contract ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Optimalsemi

Design Verification Engineer

Dallas, TX · On-site

$135K - $164K/yr

Fiori Technology Solutions is currently hiring for a Design Verification Engineer. This is fulltime ... Digital verification for complex SoC with MCUs (ARM CM0+/CM3/4/CM33) with complex peripherals ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Purple Hires Inc

Design Verification Engineer

Plano, TX · On-site

$130K - $158K/yr

and other details - We are seeking an ASIC Design Verification Engineer whose role will be to ... ASIC/SoC verification. Solid understanding of SystemVerilog, digital logic, and hardware ...

next page

Showing results 1-20

All JobsSoc Design Verification Engineer JobsSoc Design Verification Engineer Jobs in Texas

Soc Design Verification Engineer information

See Texas salary details

$98.3K

$139K

$155.6K

How much do soc design verification engineer jobs pay per year?

As of Aug 19, 2026, the average yearly pay for soc design verification engineer in Texas is $138,956.00, according to ZipRecruiter salary data. Most workers in this role earn between $126,700.00 and $154,700.00 per year, depending on experience, location, and employer.

What is a SoC Design Verification Engineer?

SoC (System-on-Chip) Design Verification Engineers are professionals who ensure that integrated circuits, which combine multiple components onto a single chip, function correctly according to their specifications. They use various verification methodologies and tools to simulate, test, and debug the design before it is manufactured. Their work involves creating testbenches, running simulation tests, and collaborating with design engineers to identify and resolve issues early in the development cycle. This helps prevent costly errors and ensures the final product meets quality and performance standards.

What are some common challenges faced by a SoC Design Verification Engineer during the verification process?

SoC Design Verification Engineers often encounter challenges related to the increasing complexity of modern system-on-chip architectures, such as integrating numerous IP blocks and ensuring robust communication between them. Debugging failures in large-scale simulations and managing tight project deadlines can also be demanding. Additionally, adapting to evolving verification methodologies and tools, as well as collaborating effectively with design and firmware teams to resolve issues quickly, are common aspects of the role. Successful engineers leverage strong problem-solving skills and proactive communication to navigate these challenges.

What are the key skills and qualifications needed to thrive as a SoC Design Verification Engineer, and why are they important?

To thrive as an SoC Design Verification Engineer, you need a solid background in digital design, computer architecture, and verification methodologies, typically supported by a degree in electrical or computer engineering. Familiarity with hardware description languages (HDL) like Verilog or VHDL, verification tools such as UVM/SystemVerilog, and simulation/debugging environments is essential. Strong analytical thinking, problem-solving abilities, and effective communication skills help in collaborating with design teams and troubleshooting complex issues. These skills and qualities are vital to ensure the reliability, functionality, and timely delivery of complex system-on-chip products.

What is the difference between Soc Design Verification Engineer vs Soc Validation Engineer?

AspectSoc Design Verification EngineerSoc Validation Engineer
Primary FocusVerifying design correctness through simulation and testing during developmentValidating the final product to ensure it meets specifications and functions in real-world scenarios
Work EnvironmentDesign teams, simulation labs, hardware testingProduct testing, field testing, customer environments
Required CredentialsBachelor's or master's in Electrical Engineering, VLSI, or related fields; knowledge of verification toolsBachelor's or master's in Electrical Engineering, VLSI, or related fields; experience with testing methodologies

The Soc Design Verification Engineer primarily focuses on verifying the design correctness during development, while the Soc Validation Engineer tests the final product to ensure it functions correctly in real-world conditions. Both roles require similar educational backgrounds and industry experience, but their responsibilities differ in the development lifecycle.

What are popular job titles related to Soc Design Verification Engineer jobs in Texas?

For Soc Design Verification Engineer jobs in Texas, the most frequently searched job titles are:

What job categories do people searching Soc Design Verification Engineer jobs in Texas look for?

The top searched job categories for Soc Design Verification Engineer jobs in Texas are:

Soc Design Verification Engineer jobs near you
Infographic showing various Soc Design Verification Engineer job openings in Texas as of August 2026, with employment types broken down into 90% Full Time, 7% Part Time, and 3% Contract. Highlights an 82% Physical, 5% Hybrid, and 13% Remote job distribution, with an average salary of $138,956 per year, or $66.8 per hour.

Senior SoC Design Verification Engineer

Optimalsemi

Dallas, TX • On-site

$135K - $164K/yr

Other

Posted 14 days ago

Job description

Fiori Technology Solutions is currently hiring for a Design Verification Engineer. This is fulltime permanent position.

We are looking to fill multiple Design Verification openings. We are headquartered in Dallas, USA and have office in Hyderabad, India.

Welcome to a growing team that tests and validates new semiconductor packages. Our exciting IC product lines require thorough and accurate testing to develop detailed wafer maps which identify components that are suitable for production and manufacturing. In this role, you will be a member of a team with an open and collaborative work environment.

Skills and Qualifications Required:
  • Roles requiring both 3+ and 8+ years industry experience.
  • Bachelor’s or Master’s degree in related engineering field.
  • Ability to work independently and across geographies
Specific responsibilities include:
  • Digital verification for complex SoC with MCUs (ARM CM0+/CM3/4/CM33) with complex peripherals, hardware accelerators, memory architectures, bus architectures
  • Familiar with SoC development flow and environments
  • Have experience with mixed signal circuits: ADCs/DACs, OSCs, clock trees, power management circuits together with digital Ips
  • Basic understanding of UVM and testcase development in UVM environment
  • Working experience with mixed simulation environment (Digital + Analog model)
  • Nice to have: Exposure to DPLL/Synthesizer kind of design will make it easier to ramp up.
  • Nice to have: Exposure to cadence simulation tools and debugging (simulation, regression, coverage analysis, GLS)

For more information regarding FTS please visit our website https://fiorit.com. We provide an open door policy; please feel free to follow up by email info@fiorit.com or by phone +91 7416614439 and ask for a Talent Manager to assist you.

India Office Plot No 133, Sri Hari Nilayam,
Vaishali Nagar, Madinaguda,
Hyderabad - 500049

#J-18808-Ljbffr

Apply