ZipRecruiter

Log In

1

Soc Design Verification Engineer Jobs (NOW HIRING)

Intel

Senior SoC Design Verification Engineer

Folsom, CA · On-site

$145K - $177K/yr

About the Role As a Senior SoC Design Verification Engineer , you will lead verification efforts for complex system-on-chip (SoC) designs that enable Intel's next generation of client computing and ...

Intel

Senior SoC Design Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

About the Role As a Senior SoC Design Verification Engineer , you will lead verification efforts for complex system-on-chip (SoC) designs that enable Intel's next generation of client computing and ...

Weekday AI

ASIC/SoC Design & Verification Engineer

$70 - $100/hr

We are seeking experienced ASIC and SoC Design & Verification Engineers to contribute their expertise in digital design, RTL development, functional verification, and silicon implementation to ...

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$98K - $147K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$98K - $147K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Qualcomm

SOC Design Verification Engineer

San Diego, CA · On-site

$98.50 - $147.70/hr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Sivaltech

Design Verification Engineer

San Diego, CA · On-site

$144K - $176K/yr

Design Verification Engineer Location: Bay Area, CA (Onsite/Hybrid) Experience: 8+ Years Job ... Develop and execute comprehensive verification plans for ASIC/SoC designs. * Build reusable UVM ...

Apple

Wireless SOC Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

Qualcomm

SOC Design Verification Engineer-Staff

San Diego, CA · On-site

$144K - $176K/yr

As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...

Apple

Wireless SOC Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

Apple

Wireless SOC Verification Engineer

Irvine, CA

$122K - $214K/yr

As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

next page

Showing results 1-20

All JobsTechnology JobsSoftware JobsSoftware Quality Engineer JobsSoc Design Verification Engineer Jobs

Soc Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do soc design verification engineer jobs pay per year?

As of Aug 27, 2026, the average yearly pay for soc design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What is a SoC Design Verification Engineer?

SoC (System-on-Chip) Design Verification Engineers are professionals who ensure that integrated circuits, which combine multiple components onto a single chip, function correctly according to their specifications. They use various verification methodologies and tools to simulate, test, and debug the design before it is manufactured. Their work involves creating testbenches, running simulation tests, and collaborating with design engineers to identify and resolve issues early in the development cycle. This helps prevent costly errors and ensures the final product meets quality and performance standards.

What are some common challenges faced by a SoC Design Verification Engineer during the verification process?

SoC Design Verification Engineers often encounter challenges related to the increasing complexity of modern system-on-chip architectures, such as integrating numerous IP blocks and ensuring robust communication between them. Debugging failures in large-scale simulations and managing tight project deadlines can also be demanding. Additionally, adapting to evolving verification methodologies and tools, as well as collaborating effectively with design and firmware teams to resolve issues quickly, are common aspects of the role. Successful engineers leverage strong problem-solving skills and proactive communication to navigate these challenges.

What are the key skills and qualifications needed to thrive as a SoC Design Verification Engineer, and why are they important?

To thrive as an SoC Design Verification Engineer, you need a solid background in digital design, computer architecture, and verification methodologies, typically supported by a degree in electrical or computer engineering. Familiarity with hardware description languages (HDL) like Verilog or VHDL, verification tools such as UVM/SystemVerilog, and simulation/debugging environments is essential. Strong analytical thinking, problem-solving abilities, and effective communication skills help in collaborating with design teams and troubleshooting complex issues. These skills and qualities are vital to ensure the reliability, functionality, and timely delivery of complex system-on-chip products.

What is the difference between Soc Design Verification Engineer vs Soc Validation Engineer?

AspectSoc Design Verification EngineerSoc Validation Engineer
Primary FocusVerifying design correctness through simulation and testing during developmentValidating the final product to ensure it meets specifications and functions in real-world scenarios
Work EnvironmentDesign teams, simulation labs, hardware testingProduct testing, field testing, customer environments
Required CredentialsBachelor's or master's in Electrical Engineering, VLSI, or related fields; knowledge of verification toolsBachelor's or master's in Electrical Engineering, VLSI, or related fields; experience with testing methodologies

The Soc Design Verification Engineer primarily focuses on verifying the design correctness during development, while the Soc Validation Engineer tests the final product to ensure it functions correctly in real-world conditions. Both roles require similar educational backgrounds and industry experience, but their responsibilities differ in the development lifecycle.

More about Soc Design Verification Engineer jobs

What states have the most Soc Design Verification Engineer jobs?

States with the most job openings for Soc Design Verification Engineer jobs include:

What job categories do people searching Soc Design Verification Engineer jobs look for?

The top searched job categories for Soc Design Verification Engineer jobs are:

Soc Design Verification Engineer jobs near you
Infographic showing various Soc Design Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 89% Full Time, 7% Part Time, and 4% Contract. Highlights an 83% Physical, 5% Hybrid, and 12% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

SoC Design Verification Engineer

San Jose, CA • On-site

E-Solutions, Inc.
See more jobs at E-Solutions, Inc.external

$159K - $194K/yr

Other

Posted 6 days ago

Job description

Position Title: SoC Design Verification Engineer

Location: San Jose, CA

Remote/Onsite: Onsite

Types of Hire: Fulltime

Job Description: -

We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role involves working closely with architecture, design, and software teams to ensure silicon meets performance, power, and functionality targets.

 

Key Responsibilities:

 

  • Develop and execute SoC-level validation and performance verification strategy
  • Build system-level testbenches, workloads, and performance models
  • Analyze performance bottlenecks across CPU, memory, interconnect, and accelerators
  • Perform power and performance trade-off analysis
  • Collaborate with architecture, RTL, and software teams
  • Debug issues at system level (HW + FW/SW interaction)

 

Required Skills:

              Strong experience in SoC-level DV / Performance validation

  • Understanding of CPU architecture, memory hierarchy, NoC/interconnect
  • Expertise in SystemVerilog/UVM + C/C++/Python
  • Experience with performance profiling tools
  • Strong debugging and analytical skills

 Good to Have:

 

Experience in post-silicon validation / bring-up

Knowledge of AI/ML or high-performance computing workloads

Disclaimer: E-Solutions Inc. provides equal employment opportunities (EEO) to all employees and applicants for employment without regard  to race, color, religion, gender, sexual orientation, gender identity or expression, national origin, age, disability, genetic information, marital status, amnesty, or status as a covered veteran in accordance with applicable federal, state and local laws. We especially invite women, minorities, veterans, and individuals with disabilities to apply. EEO/AA/M/F/Vet/Disability.”


SoC Design Verification Engineer1Python,UVM,Verilog,SOC,Design Verification,CPUN/AFull TImeUnited States

Apply