ZipRecruiter

Log In

1

Soc Design Verification Engineer Jobs (NOW HIRING)

Phizenix

SOC Design Verification Engineer

Santa Clara, CA

$159K - $195K/yr

We are seeking an experienced SoC Design Verification Engineer with a strong background in UVM-based verification and SystemVerilog to join our dynamic engineering team. The ideal candidate will have ...

Phizenix

SOC Design Verification Engineer

Santa Clara, CA · On-site

$160K - $180K/yr

We are seeking an experienced SoC Design Verification Engineer with a strong background in UVM-based verification and SystemVerilog to join our dynamic engineering team. The ideal candidate will have ...

Glow Networks

SOC Design Verification Engineer

Dallas, TX · On-site

$127K - $156K/yr

SOC Design Verification Engineer Location: Redmond, WA (Onsite) Duration: 10 Months Minimum Qualifications • Track record of 'first-pass success' in ASIC development cycles. • Bachelor's degree ...

Apple

SoC Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

This position requires someone comfortable with all areas of SoC design verification engineering. We are looking for someone who thrives in a dynamic multi-functional organization, is not afraid to ...

Apple

SoC Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

This position requires someone comfortable with all areas of SoC design verification engineering. We are looking for someone who thrives in a dynamic multi-functional organization, is not afraid to ...

Apple

SoC Design Verification Engineer

Austin, TX

$126K - $220K/yr

This position requires someone comfortable with all areas of SoC design verification engineering. We are looking for someone who thrives in a dynamic multi-functional organization, is not afraid to ...

Apple

SoC Design Verification Engineer

Austin, TX

$126K - $220K/yr

This position requires someone comfortable with all areas of SoC design verification engineering. We are looking for someone who thrives in a dynamic multi-functional organization, is not afraid to ...

Apple

SoC Design Verification Engineer

Austin, TX

$181K - $318K/yr

This position requires someone comfortable with all areas of SoC design verification engineering. We are looking for someone who thrives in a dynamic multi-functional organization, is not afraid to ...

Apple

SoC Design Verification Engineer

Austin, TX

$181K - $318K/yr

This position requires someone comfortable with all areas of SoC design verification engineering. We are looking for someone who thrives in a dynamic multi-functional organization, is not afraid to ...

Intel

SOC Design Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

Collaborates and communicates with SoC architects, microarchitects, full chip architects, RTL developers, postsilicon, and physical design teams to improve verification of complex architectural and ...

Intel

$135K - $165K/yr

Collaborates and communicates with SoC architects, microarchitects, full chip architects, RTL developers, postsilicon, and physical design teams to improve verification of complex architectural and ...

Intel

SOC Design Verification Engineer

Folsom, CA · On-site

$145K - $177K/yr

Collaborates and communicates with SoC architects, microarchitects, full chip architects, RTL developers, postsilicon, and physical design teams to improve verification of complex architectural and ...

Apple

Wireless SOC Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

next page

Showing results 1-20

All JobsSoc Design Verification Engineer Jobs

Soc Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do soc design verification engineer jobs pay per year?

As of Jun 9, 2026, the average yearly pay for soc design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are some common challenges faced by SoC Design Verification Engineers during the verification process?

SoC Design Verification Engineers often encounter challenges related to the increasing complexity of modern system-on-chip architectures, such as integrating numerous IP blocks and ensuring robust communication between them. Debugging failures in large-scale simulations and managing tight project deadlines can also be demanding. Additionally, adapting to evolving verification methodologies and tools, as well as collaborating effectively with design and firmware teams to resolve issues quickly, are common aspects of the role. Successful engineers leverage strong problem-solving skills and proactive communication to navigate these challenges.

What are the key skills and qualifications needed to thrive as a SoC Design Verification Engineer, and why are they important?

To thrive as an SoC Design Verification Engineer, you need a solid background in digital design, computer architecture, and verification methodologies, typically supported by a degree in electrical or computer engineering. Familiarity with hardware description languages (HDL) like Verilog or VHDL, verification tools such as UVM/SystemVerilog, and simulation/debugging environments is essential. Strong analytical thinking, problem-solving abilities, and effective communication skills help in collaborating with design teams and troubleshooting complex issues. These skills and qualities are vital to ensure the reliability, functionality, and timely delivery of complex system-on-chip products.

What are SoC Design Verification Engineers?

SoC (System-on-Chip) Design Verification Engineers are professionals who ensure that integrated circuits, which combine multiple components onto a single chip, function correctly according to their specifications. They use various verification methodologies and tools to simulate, test, and debug the design before it is manufactured. Their work involves creating testbenches, running simulation tests, and collaborating with design engineers to identify and resolve issues early in the development cycle. This helps prevent costly errors and ensures the final product meets quality and performance standards.

What is the difference between Soc Design Verification Engineer vs Soc Validation Engineer?

AspectSoc Design Verification EngineerSoc Validation Engineer
Primary FocusVerifying design correctness through simulation and testing during developmentValidating the final product to ensure it meets specifications and functions in real-world scenarios
Work EnvironmentDesign teams, simulation labs, hardware testingProduct testing, field testing, customer environments
Required CredentialsBachelor's or master's in Electrical Engineering, VLSI, or related fields; knowledge of verification toolsBachelor's or master's in Electrical Engineering, VLSI, or related fields; experience with testing methodologies

The Soc Design Verification Engineer primarily focuses on verifying the design correctness during development, while the Soc Validation Engineer tests the final product to ensure it functions correctly in real-world conditions. Both roles require similar educational backgrounds and industry experience, but their responsibilities differ in the development lifecycle.

More about Soc Design Verification Engineer jobs
What cities are hiring for Soc Design Verification Engineer jobs? Cities with the most Soc Design Verification Engineer job openings:
What states have the most Soc Design Verification Engineer jobs? States with the most job openings for Soc Design Verification Engineer jobs include:
What job categories do people searching Soc Design Verification Engineer jobs look for? The top searched job categories for Soc Design Verification Engineer jobs are:
Soc Design Verification Engineer jobs near you
Infographic showing various Soc Design Verification Engineer job openings in the United States as of June 2026, with employment types broken down into 94% Full Time, 3% Part Time, and 3% Contract. Highlights an 81% Physical, 6% Hybrid, and 13% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

SOC Design Verification Engineer

Phizenix

Santa Clara, CA

$159K - $195K/yr

Other

Posted 5 days ago

Job description

 
We are seeking an experienced SoC Design Verification Engineer with a strong background in UVM-based verification and SystemVerilog to join our dynamic engineering team. The ideal candidate will have hands-on experience in developing and executing complex verification environments, integrating C/C++ models, and debugging issues at both IP and subsystem levels.
Key Responsibilities:
  • Develop, implement, and maintain UVM-based verification environments for SoC and IP-level designs.
  • Write and execute SystemVerilog assertions to validate design functionality and performance.
  • Integrate C/C++ reference models within verification testbenches and ensure seamless co-simulation.
  • Perform debugging at IP and subsystem levels, identifying and resolving functional and timing issues.
  • Collaborate with design, architecture, and validation teams to define verification plans, strategies, and coverage goals.
  • Review and analyze waveforms, simulation logs, and coverage reports to ensure thorough verification closure.
  • Participate in regression management, bug tracking, and documentation for design verification deliverables.
Required Qualifications:
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
  • 10+ years of hands-on experience in SoC or IP-level design verification.
  • Strong proficiency in SystemVerilog, UVM methodology, and assertion-based verification (ABV).
  • Experience integrating C/C++ models in verification environments.
  • Proven debugging skills at both IP and subsystem levels using industry-standard EDA tools (e.g., Synopsys VCS, Cadence Xcelium, or Mentor Questa).
Good to Have:
  • Gate-Level Simulation (GLS) and post-silicon verification exposure.
  • Experience with Low Power Verification (UPF / CPF) methodologies.
  • Familiarity with ARM-based SoC architectures and interconnect verification.
 

Apply