ZipRecruiter

Log In

1

Soc Design Verification Engineer Jobs (NOW HIRING)

Apple

Wireless SOC Verification Engineer

Irvine, CA

$171K - $302K/yr

As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

Apple

Wireless SOC Verification Engineer

Irvine, CA

$171K - $302K/yr

As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

Apple

Wireless SOC Verification Engineer

Irvine, CA

$171K - $302K/yr

As part of the Wireless SOC team, you will have the opportunity to verify complex SOCs. Our team ... As a Design Verification Engineer on our team, you'll be at the center of the verification effort ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineer ID: 1063 Location: Austin, TX More about this job > Description Design ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineer ID: 1058 Location: Austin, TX More about this job > Description Design ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Baidu USA

Design Verification Engineer

Sunnyvale, CA

$159K - $194K/yr

Description We are looking for an experienced design verification engineer to join our SoC team at Baidu's Sunnyvale office. The successful candidate will be a motivated self-starter who will thrive ...

Baidu USA

Design Verification Engineer

Sunnyvale, CA · On-site

$159K - $194K/yr

Description We are looking for an experienced design verification engineer to join our SoC team at Baidu's Sunnyvale office. The successful candidate will be a motivated self-starter who will thrive ...

Altera

Design Verification Engineer

San Jose, CA

$159K - $194K/yr

About the Role We are seeking a highly experienced Design Verification Engineer to join Altera ... and SoC designs, with a strong focus on PCIe subsystems. You will partner closely with RTL ...

next page

Showing results 1-20

All JobsSoc Design Verification Engineer Jobs

Soc Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do soc design verification engineer jobs pay per year?

As of Jun 9, 2026, the average yearly pay for soc design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are some common challenges faced by SoC Design Verification Engineers during the verification process?

SoC Design Verification Engineers often encounter challenges related to the increasing complexity of modern system-on-chip architectures, such as integrating numerous IP blocks and ensuring robust communication between them. Debugging failures in large-scale simulations and managing tight project deadlines can also be demanding. Additionally, adapting to evolving verification methodologies and tools, as well as collaborating effectively with design and firmware teams to resolve issues quickly, are common aspects of the role. Successful engineers leverage strong problem-solving skills and proactive communication to navigate these challenges.

What are the key skills and qualifications needed to thrive as a SoC Design Verification Engineer, and why are they important?

To thrive as an SoC Design Verification Engineer, you need a solid background in digital design, computer architecture, and verification methodologies, typically supported by a degree in electrical or computer engineering. Familiarity with hardware description languages (HDL) like Verilog or VHDL, verification tools such as UVM/SystemVerilog, and simulation/debugging environments is essential. Strong analytical thinking, problem-solving abilities, and effective communication skills help in collaborating with design teams and troubleshooting complex issues. These skills and qualities are vital to ensure the reliability, functionality, and timely delivery of complex system-on-chip products.

What are SoC Design Verification Engineers?

SoC (System-on-Chip) Design Verification Engineers are professionals who ensure that integrated circuits, which combine multiple components onto a single chip, function correctly according to their specifications. They use various verification methodologies and tools to simulate, test, and debug the design before it is manufactured. Their work involves creating testbenches, running simulation tests, and collaborating with design engineers to identify and resolve issues early in the development cycle. This helps prevent costly errors and ensures the final product meets quality and performance standards.

What is the difference between Soc Design Verification Engineer vs Soc Validation Engineer?

AspectSoc Design Verification EngineerSoc Validation Engineer
Primary FocusVerifying design correctness through simulation and testing during developmentValidating the final product to ensure it meets specifications and functions in real-world scenarios
Work EnvironmentDesign teams, simulation labs, hardware testingProduct testing, field testing, customer environments
Required CredentialsBachelor's or master's in Electrical Engineering, VLSI, or related fields; knowledge of verification toolsBachelor's or master's in Electrical Engineering, VLSI, or related fields; experience with testing methodologies

The Soc Design Verification Engineer primarily focuses on verifying the design correctness during development, while the Soc Validation Engineer tests the final product to ensure it functions correctly in real-world conditions. Both roles require similar educational backgrounds and industry experience, but their responsibilities differ in the development lifecycle.

More about Soc Design Verification Engineer jobs
What cities are hiring for Soc Design Verification Engineer jobs? Cities with the most Soc Design Verification Engineer job openings:
What states have the most Soc Design Verification Engineer jobs? States with the most job openings for Soc Design Verification Engineer jobs include:
What job categories do people searching Soc Design Verification Engineer jobs look for? The top searched job categories for Soc Design Verification Engineer jobs are:
Soc Design Verification Engineer jobs near you
Infographic showing various Soc Design Verification Engineer job openings in the United States as of June 2026, with employment types broken down into 94% Full Time, 3% Part Time, and 3% Contract. Highlights an 81% Physical, 6% Hybrid, and 13% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.
ASIC/SoC Design Verification Engineer

ASIC/SoC Design Verification Engineer

TetraMem INC

Fremont, CA • On-site

Full-time

Medical, Retirement, PTO

Posted 25 days ago

Job description

Company Description
TetraMem is a fast-growing well-funded startup company working on the next generation of computing platforms with unique ReRAM-based in-memory computing technologies. We are hiring in multiple positions from software to hardware.
We offer a very competitive compensation, commensurate with experience, and a full benefits package including medical, professional PTO, 401k, and other perks.
Job Description
  • Collaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verification.
  • Build and maintain infrastructure/environment for automation verification of SoC architecture, function and performance.
  • Develop reusable testbench, constrained-random/directed testcases, and verification associated behavioral module for both of block levels and system levels.
  • Develop regression strategy, methodology and tools(scripts). Define and measure the function coverage. Close verification holes for design releases and tape-out.
  • Work with design engineers to debug and identify root causes of simulation failure.
  • Support test engineers for post-silicon validation.
  • Mentor and coach team members and junior engineers. Drive verification efficiency.

Qualifications
  • MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree.
  • In depth knowledge of UVM/OVM, Semiformal Verification, assertion-based verification as well as hardware and software co-verification methodology.
  • Extensive experience of building verification infrastructure, test planning, coverage closure, testbench and testcases development for function/performance verification.
  • Proficient experience with Verilog, System Verilog, Python/Perl/TCL/Shell scripting, C/C++, System C and industry mainstream ISAs assembly coding.
  • Familiarity with MIPI, AMBA (APB/AHB/AXI) bus protocol, RISC-V/ARM or DSP core.
  • Experience in verifying designs at both of RTL level and post-P&R gate level.
  • Ability to work in a startup environment, and to work both independently and as a team player with the ability to provide technical leadership to other members of the engineering team

Experience in one or more of the following areas considered a strong plus:
  • Working knowledge of AI/ML Computing, GPU, ISP architectures and accelerators
  • Experience in verifying mix-signal design and interface of digital and analog.
  • Experience of design verification for high speed IO such as PCIE and DDR.

Additional Information
All your information will be kept confidential according to EEO guidelines.

Apply