ZipRecruiter

Log In

1

Soc Design Verification Engineer Jobs in Texas (NOW HIRING)

Purple Hires Inc

Design Verification Engineer

Plano, TX · On-site

$130K - $158K/yr

and other details - We are seeking an ASIC Design Verification Engineer whose role will be to ... ASIC/SoC verification. Solid understanding of SystemVerilog, digital logic, and hardware ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Correct Designs

Senior Design Verification Engineer

Austin, TX · On-site

$131K - $160K/yr

Senior Design Verification Engineer Looking for new challenges? Would you like the variety of a ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

We have an opportunity for an outstandingly hardworking design verification engineer. As a member ... You will also learn to develop block, IP and SoC level test-benches track and report DV progress ...

Apple

Formal Verification Engineer

Austin, TX · On-site

$134K/yr

... a-chip (SoC) design verification effort collaborating with design. Are you passionate about ... Description As a formal verification engineer working the complete formal verification for single ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

We have an opportunity for an outstandingly hardworking design verification engineer. As a member ... You will also learn to develop block, IP and SoC level test-benches track and report DV progress ...

Correct Designs

Senior Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Senior Design Verification Engineer Looking for new challenges? Would you like the variety of a ... Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

We have an opportunity for an outstandingly hardworking design verification engineer! As a member ... You will also learn to develop block, IP and SoC level test-benches track and report DV progress ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

We have an opportunity for an outstandingly hardworking design verification engineer! As a member ... You will also learn to develop block, IP and SoC level test-benches track and report DV progress ...

Meta

ASIC Engineer, Design Verification

Austin, TX

$114K/yr

We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a team ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

previous pagenext page

Showing results 21-40

All JobsSoc Design Verification Engineer JobsSoc Design Verification Engineer Jobs in Texas

Soc Design Verification Engineer information

See Texas salary details

$98.3K

$139K

$155.6K

How much do soc design verification engineer jobs pay per year?

As of Aug 8, 2026, the average yearly pay for soc design verification engineer in Texas is $138,956.00, according to ZipRecruiter salary data. Most workers in this role earn between $126,700.00 and $154,700.00 per year, depending on experience, location, and employer.

What are some common challenges faced by a SoC Design Verification Engineer during the verification process?

SoC Design Verification Engineers often encounter challenges related to the increasing complexity of modern system-on-chip architectures, such as integrating numerous IP blocks and ensuring robust communication between them. Debugging failures in large-scale simulations and managing tight project deadlines can also be demanding. Additionally, adapting to evolving verification methodologies and tools, as well as collaborating effectively with design and firmware teams to resolve issues quickly, are common aspects of the role. Successful engineers leverage strong problem-solving skills and proactive communication to navigate these challenges.

What are the key skills and qualifications needed to thrive as a SoC Design Verification Engineer, and why are they important?

To thrive as an SoC Design Verification Engineer, you need a solid background in digital design, computer architecture, and verification methodologies, typically supported by a degree in electrical or computer engineering. Familiarity with hardware description languages (HDL) like Verilog or VHDL, verification tools such as UVM/SystemVerilog, and simulation/debugging environments is essential. Strong analytical thinking, problem-solving abilities, and effective communication skills help in collaborating with design teams and troubleshooting complex issues. These skills and qualities are vital to ensure the reliability, functionality, and timely delivery of complex system-on-chip products.

What is a SoC Design Verification Engineer?

SoC (System-on-Chip) Design Verification Engineers are professionals who ensure that integrated circuits, which combine multiple components onto a single chip, function correctly according to their specifications. They use various verification methodologies and tools to simulate, test, and debug the design before it is manufactured. Their work involves creating testbenches, running simulation tests, and collaborating with design engineers to identify and resolve issues early in the development cycle. This helps prevent costly errors and ensures the final product meets quality and performance standards.

What is the difference between Soc Design Verification Engineer vs Soc Validation Engineer?

AspectSoc Design Verification EngineerSoc Validation Engineer
Primary FocusVerifying design correctness through simulation and testing during developmentValidating the final product to ensure it meets specifications and functions in real-world scenarios
Work EnvironmentDesign teams, simulation labs, hardware testingProduct testing, field testing, customer environments
Required CredentialsBachelor's or master's in Electrical Engineering, VLSI, or related fields; knowledge of verification toolsBachelor's or master's in Electrical Engineering, VLSI, or related fields; experience with testing methodologies

The Soc Design Verification Engineer primarily focuses on verifying the design correctness during development, while the Soc Validation Engineer tests the final product to ensure it functions correctly in real-world conditions. Both roles require similar educational backgrounds and industry experience, but their responsibilities differ in the development lifecycle.

What are popular job titles related to Soc Design Verification Engineer jobs in Texas? For Soc Design Verification Engineer jobs in Texas, the most frequently searched job titles are:
What job categories do people searching Soc Design Verification Engineer jobs in Texas look for? The top searched job categories for Soc Design Verification Engineer jobs in Texas are:
Soc Design Verification Engineer jobs near you
Infographic showing various Soc Design Verification Engineer job openings in Texas as of July 2026, with employment types broken down into 70% Full Time, and 30% Contract. Highlights an 90% In-person, and 10% Remote job distribution, with an average salary of $138,956 per year, or $66.8 per hour.

Design Verification Engineer

Purple Hires Inc

Plano, TX • On-site

$130K - $158K/yr

Contractor

Re-posted 16 days ago

Job description

Job Description and other details –

We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon. 

Qualifications 

B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.

3+ years of experience in ASIC/SoC verification.

Solid understanding of SystemVerilog, digital logic, and hardware verification flows.

Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision) and coverage tool.

Experience with test planning, testbench development, constrained-random testing, and coverage analysis.

Familiarity with a scripting language (ex: Python, Perl, TCL) and revision control system (ex: Git). 

Responsibilities 

Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.

Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.

Write SystemVerilog Assertions (SVA) and integrate formal verification where appropriate.

Drive constrained-random and directed testing strategies to validate functionality, corner cases, and stress scenarios.

Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.

Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.

Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.

Participate in design reviews and microarchitecture discussions.