ZipRecruiter

Log In

1

Rtl Jobs (NOW HIRING)

Lumilens

IC/RTL Design Engineer

San Jose, CA · On-site

IC/RTL Design Engineer/ Front-End Engineer About the role. You design and implement the digital front-end RTL at the heart of the chip - including the high-speed datapath that moves data between UCIe ...

iFlow Inc

Power Engineer (RTL Design)

Sunnyvale, CA · On-site

Power Engineer (RTL Design) Location:Sunnyvale CA or Austin TX Duration: Long term Experience:8-15 Years DESCRIPTION: Please look for design engineers with power analysis experience Verification ...

Apple

RTL Design Engineer

Beaverton, OR

$141K/yr

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

Mythic

Senior RTL Design Engineer

Austin, TX

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Apple

RTL Design Engineer

Austin, TX

$134K/yr

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

Micron

Principal RTL Design

Boise, ID · On-site

Own and drive RTL design for DRAM digital and mixed-signal IP from specification through silicon-ready signoff. * Architect and deliver high-performance, power- and area-efficient RTL designs aligned ...

SambaNova

Principal RTL Design Engineer

San Jose, CA · On-site

About the team The RTL design team builds the compute datapath, on-chip network, and memory subsystems inside SambaNova's RDU AI accelerator. Their work spans microarchitecture through tape-out ...

Mythic

Senior RTL Design Engineer

Palo Alto, CA

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Mythic

Senior RTL Design Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Apple

RTL Design Engineer

Austin, TX

$134K/yr

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

Nutanix

CPU-Core RTL Director

Austin, TX · On-site

We are seeking an experienced CPU-Core RTL Manager to lead a team of highly skilled CPU RTL engineers responsible for developing industry-leading high-performance, low-power CPU cores. In this role ...

New

Mythic

Senior RTL Design Engineer

Austin, TX

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

SambaNova

Senior RTL Design Engineer

Austin, TX

RTL implementation, PPA trade-offs, quality gates like lint, CDC, and LEC, and timing closure with About the role SambaNova RTL Design Engineers design component units of the Reconfigurable Dataflow ...

Roguebeam

Digital RTL Engineer

Seattle, WA · On-site

$154K/yr

The Role We're looking for a Digital RTL Engineer to design the digital control, beamforming, and interface logic at the heart of our phased array solutions. As one of our early digital hires, you ...

Mythic

Senior RTL Design Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

previous page

Showing results 41-60

All JobsRtl Jobs

Rtl information

See salary details

$80.5K

$139.4K

$182.5K

How much do rtl jobs pay per year?

As of Sep 13, 2026, the average yearly pay for rtl in the United States is $139,368.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is an RTL job?

RTL stands for 'Retail,' and RTL jobs generally refer to positions within the retail industry, such as sales associates, cashiers, store managers, and stock clerks. These roles involve assisting customers, managing inventory, operating cash registers, and ensuring the store environment is welcoming and organized. Retail jobs can be found in various settings, including clothing stores, supermarkets, electronics shops, and more. They often require strong communication skills, customer service abilities, and flexibility to work different shifts. Retail positions can offer opportunities for career growth and development within the industry.

What are the key skills and qualifications needed to thrive as a Retail Associate?

To thrive as a Retail Associate, you need strong customer service skills, basic math abilities, and a high school diploma or equivalent. Familiarity with point-of-sale (POS) systems, inventory management tools, and cash handling procedures is typically required. Outstanding communication, patience, and teamwork help you stand out in this fast-paced environment. These skills ensure efficient transactions, satisfied customers, and smooth store operations.

What are some common challenges faced by RTL (Register Transfer Level) design engineers, and how can they be addressed?

RTL Design Engineers often encounter challenges such as ensuring design correctness under tight schedules, managing complex verification requirements, and keeping up with evolving hardware description languages and EDA tools. Effective communication with verification teams and regular code reviews help catch logic errors early. Adopting best practices like modular design, thorough documentation, and continuous learning can make these challenges more manageable and ultimately contribute to successful project outcomes.

What is the difference between Rtl vs Speech-Language Pathologist?

AspectRtlSpeech-Language Pathologist
Required CredentialsTypically certification or training in Rtl techniquesMaster's degree in Speech-Language Pathology, state licensure, ASHA certification
Work EnvironmentEducational, clinical, or therapy settings focusing on communication skillsHospitals, schools, clinics, private practice
Industry UsageUsed in therapy and communication improvement programsHealthcare and educational sectors specializing in speech and language disorders

While Rtl (Response to Intervention) is a framework used to support students with learning and communication challenges, a Speech-Language Pathologist is a licensed professional who diagnoses and treats speech and language disorders. Rtl often guides intervention strategies, whereas Speech-Language Pathologists provide direct therapy and assessments. Both roles are integral in communication development but differ in credentials and scope of practice.

More about Rtl jobs

What cities are hiring for Rtl jobs?

Cities with the most Rtl job openings:

What states have the most Rtl jobs?

States with the most job openings for Rtl jobs include:

What job categories do people searching Rtl jobs look for?

The top searched job categories for Rtl jobs are:

Rtl jobs near you
Infographic showing various Rtl job openings in the United States as of September 2026, with employment types broken down into 2% Internship, 95% Full Time, 1% Part Time, and 2% Contract. Highlights an 88% Physical, 7% Hybrid, and 5% Remote job distribution, with an average salary of $139,368 per year, or $67 per hour.

IC/RTL Design Engineer

San Jose, CA • On-site

Lumilens
See more jobs at Lumilensexternal

Full-time

Re-posted 9 days ago

Job description

IC/RTL Design Engineer/ Front-End Engineer
About the role. You design and implement the digital front-end RTL at the heart of the chip - including the high-speed datapath that moves data between UCIe and the optical front end. Guided by the interface specs and coding standards, you take blocks from micro-architecture through clean, timing-aware RTL and block-level verification. It's a hands-on role with room to grow your scope as the team and the chip mature.
What you'll do
  • Develop block-level micro-architecture for your assigned blocks, and contribute to interface and register definitions.
  • Design and implement front-end RTL blocks in SystemVerilog - datapath elements, the UCIe streaming/RDI adapter, elastic FIFOs, and supporting logic.
  • Integrate IP and support parameterization for configurability.
  • Write clean, lint-clean, CDC/RDC-clean RTL that follows the coding and quality standards.
  • Write block-level testbenches, sanity checks, and assertions (SVA) for your own blocks before handoff to DV.
  • Power- and timing-aware design - managing block activity, clock-gating, pipelining, and retiming; partner with the backend team on physical closure for your blocks.
  • Bring-up and debug across simulation and emulation / FPGA prototyping; support DV and silicon bring-up, including DFT/debug hooks in your blocks.
  • Collaborate with the architecture, modelling, DV, DFT, and backend teams as your blocks move through the flow.

Required
  • BS or MS in Electrical/Computer Engineering (or equivalent experience).
  • 3+ years of digital RTL design in SystemVerilog, with blocks taken from micro-architecture through to verification handoff.
  • Solid digital design fundamentals: pipelining, FSMs, FIFOs, clock-domain crossing, and streaming/bus interfaces (e.g., AXI).
  • Lint and CDC/RDC discipline and clean-RTL practices.
  • Power- and timing-aware design practices; comfort with synthesis and timing closure, working with the backend team.
  • Strong debug skills in simulation; scripting in Python, Perl, or TCL.

Preferred
  • High-speed datapath, SerDes-adjacent, or interface design exposure (UCIe, PCIe/CXL, or similar).
  • FEC/coding datapath familiarity (e.g., Reed-Solomon) and gray-code mapping.
  • Assertion-based verification (SVA) and familiarity with UVM block-level testbenches; emulation / FPGA prototyping experience.
  • Exposure to scale-up / scale-out interconnects or network switch / NIC / memory-controller datapaths.
  • Low-power / UPF and DFT (scan) concepts.
  • Optical transceiver, CPO, or linear-drive optics background; advanced-node (N5/N3/N2) design experience.

Apply