Understand the existing flow, tools and scripts to do Digital backend flow from Synthesis to GDS2 using Cadence tools Support with multiple parallel runs to experiment with different RTL ...
Understand the existing flow, tools and scripts to do Digital backend flow from Synthesis to GDS2 using Cadence tools Support with multiple parallel runs to experiment with different RTL ...
... RTL simulation results to identify and resolve discrepancies Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal ...
... RTL simulation results to identify and resolve discrepancies Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal ...
Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners * Collaborate closely with cross-functional ...
Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners * Collaborate closely with cross-functional ...
Senior CPU Performance Architect
Phoenix, AZ ยท On-site
$165K/yr
Strong background in microarchitecture/RTL/logic development. * Proven ability to resolve complex problems, applying analytical and technical skills effectively. Qualifications: Minimum ...
Senior CPU Performance Architect
Phoenix, AZ ยท On-site
$165K/yr
Strong background in microarchitecture/RTL/logic development. * Proven ability to resolve complex problems, applying analytical and technical skills effectively. Qualifications: Minimum ...
Hardware Design Engineer with Security Clearance
Tempe, AZ ยท On-site
$164K - $246K/yr
Develop, simulate, and verify FPGA RTL (using SystemVerilog, Verilog, or VHDL) for control, data processing, and communication functions. * Integrate and deploy firmware onto FPGA and FPGA SoC ...
Hardware Design Engineer with Security Clearance
Tempe, AZ ยท On-site
$164K - $246K/yr
Develop, simulate, and verify FPGA RTL (using SystemVerilog, Verilog, or VHDL) for control, data processing, and communication functions. * Integrate and deploy firmware onto FPGA and FPGA SoC ...
Senior CPU Front End Methodology Engineer
$121K - $167K/yr
As a Sr. CPU RTL Methodology Engineer your responsibilities will include but are not limited to: * Demonstrated leadership and hands-on experience in leveraging AI tools and methodologies to drive ...
Senior CPU Front End Methodology Engineer
$121K - $167K/yr
As a Sr. CPU RTL Methodology Engineer your responsibilities will include but are not limited to: * Demonstrated leadership and hands-on experience in leveraging AI tools and methodologies to drive ...
... RTL simulation results to identify and resolve discrepancies โข Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed ...
... RTL simulation results to identify and resolve discrepancies โข Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed ...
Hardware Design Engineer
Tempe, AZ ยท On-site
$164K - $246K/yr
Develop, simulate, and verify FPGA RTL (using SystemVerilog, Verilog, or VHDL) for control, data processing, and communication functions. * Integrate and deploy firmware onto FPGA and FPGA SoC ...
Hardware Design Engineer
Tempe, AZ ยท On-site
$164K - $246K/yr
Develop, simulate, and verify FPGA RTL (using SystemVerilog, Verilog, or VHDL) for control, data processing, and communication functions. * Integrate and deploy firmware onto FPGA and FPGA SoC ...
Hardware Design Engineer
$164K - $246K/yr
Develop, simulate, and verify FPGA RTL (using SystemVerilog, Verilog, or VHDL) for control, data processing, and communication functions. * Integrate and deploy firmware onto FPGA and FPGA SoC ...
Hardware Design Engineer
$164K - $246K/yr
Develop, simulate, and verify FPGA RTL (using SystemVerilog, Verilog, or VHDL) for control, data processing, and communication functions. * Integrate and deploy firmware onto FPGA and FPGA SoC ...
Improving scan coverage and modifying RTL for scan. * Reduce ATE tester time by reducing scan patterns while achieving the required coverage. * Participate in all aspects of digital design flow ...
Improving scan coverage and modifying RTL for scan. * Reduce ATE tester time by reducing scan patterns while achieving the required coverage. * Participate in all aspects of digital design flow ...
Improving scan coverage and modifying RTL for scan. * Reduce ATE tester time by reducing scan patterns while achieving the required coverage. * Participate in all aspects of digital design flow ...
Improving scan coverage and modifying RTL for scan. * Reduce ATE tester time by reducing scan patterns while achieving the required coverage. * Participate in all aspects of digital design flow ...
Improving scan coverage and modifying RTL for scan. * Reduce ATE tester time by reducing scan patterns while achieving the required coverage. * Participate in all aspects of digital design flow ...
Improving scan coverage and modifying RTL for scan. * Reduce ATE tester time by reducing scan patterns while achieving the required coverage. * Participate in all aspects of digital design flow ...
Improving scan coverage and modifying RTL for scan. * Reduce ATE tester time by reducing scan patterns while achieving the required coverage. * Participate in all aspects of digital design flow ...
Improving scan coverage and modifying RTL for scan. * Reduce ATE tester time by reducing scan patterns while achieving the required coverage. * Participate in all aspects of digital design flow ...
Senior Engineer I- Design
Chandler, AZ ยท On-site
This role involves RTL design, functional verification, and contributing to next-generation mixed-signal and digital products. The ideal candidate combines strong hardware design fundamentals with ...
Senior Engineer I- Design
Chandler, AZ ยท On-site
This role involves RTL design, functional verification, and contributing to next-generation mixed-signal and digital products. The ideal candidate combines strong hardware design fundamentals with ...
Senior Engineer I- Design
Chandler, AZ ยท On-site
This role involves RTL design, functional verification, and contributing to next-generation mixed-signal and digital products. The ideal candidate combines strong hardware design fundamentals with ...
Senior Engineer I- Design
Chandler, AZ ยท On-site
This role involves RTL design, functional verification, and contributing to next-generation mixed-signal and digital products. The ideal candidate combines strong hardware design fundamentals with ...
Senior Staff Digital Design Engineer
Chandler, AZ ยท On-site
$133K/yr
Develop RTL designs using Verilog and support integration into larger SoC environments. * Design and verify DSP, control, and data-path logic, including calibration and monitoring state machines.
Senior Staff Digital Design Engineer
Chandler, AZ ยท On-site
$133K/yr
Develop RTL designs using Verilog and support integration into larger SoC environments. * Design and verify DSP, control, and data-path logic, including calibration and monitoring state machines.
Senior DfT Engineer
Chandler, AZ ยท On-site
Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL coding, DfT, Computer Architecture, Digital Verification. * Minimum 3 years of experience in similar role of DfT ...
Senior DfT Engineer
Chandler, AZ ยท On-site
Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL coding, DfT, Computer Architecture, Digital Verification. * Minimum 3 years of experience in similar role of DfT ...
Senior DfT Engineer
Chandler, AZ ยท On-site
Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL coding, DfT, Computer Architecture, Digital Verification. * Minimum 3 years of experience in similar role of DfT ...
Senior DfT Engineer
Chandler, AZ ยท On-site
Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL coding, DfT, Computer Architecture, Digital Verification. * Minimum 3 years of experience in similar role of DfT ...
Staff Digital Design Engineer
Chandler, AZ ยท On-site
$133K/yr
Develop RTL designs using Verilog and support integration into larger SoC environments. * Design and verify DSP, control, and data-path logic, including calibration and monitoring state machines.
Staff Digital Design Engineer
Chandler, AZ ยท On-site
$133K/yr
Develop RTL designs using Verilog and support integration into larger SoC environments. * Design and verify DSP, control, and data-path logic, including calibration and monitoring state machines.
E2E Project Manager II
Phoenix, AZ ยท On-site
The ideal candidate brings expert-level SDLC program management, can translate RTL concepts into executable delivery plans, and rigorously track, manage, and deliver outcomes across complex ...
Quick apply
E2E Project Manager II
Phoenix, AZ ยท On-site
The ideal candidate brings expert-level SDLC program management, can translate RTL concepts into executable delivery plans, and rigorously track, manage, and deliver outcomes across complex ...
Rtl information
See Arizona salary details
$75K - $83.7K
0% of jobs
$83.7K - $92.3K
0% of jobs
$92.3K - $100.9K
1% of jobs
$100.9K - $109.6K
0% of jobs
$109.6K - $118.2K
0% of jobs
$121.8K is the 25th percentile. Wages below this are outliers.
$118.2K - $126.9K
57% of jobs
$130.6K is the 75th percentile. Wages above this are outliers.
$126.9K - $135.5K
38% of jobs
$135.5K - $144.1K
0% of jobs
$144.1K - $152.8K
1% of jobs
$152.8K - $161.4K
1% of jobs
$161.4K - $170.1K
1% of jobs
$75K
$129.9K
$170.1K
How much do rtl jobs pay per year?
What is an RTL job?
What are the key skills and qualifications needed to thrive as a Retail Associate?
What are some common challenges faced by RTL (Register Transfer Level) design engineers, and how can they be addressed?
What is the difference between Rtl vs Speech-Language Pathologist?
| Aspect | Rtl | Speech-Language Pathologist |
|---|---|---|
| Required Credentials | Typically certification or training in Rtl techniques | Master's degree in Speech-Language Pathology, state licensure, ASHA certification |
| Work Environment | Educational, clinical, or therapy settings focusing on communication skills | Hospitals, schools, clinics, private practice |
| Industry Usage | Used in therapy and communication improvement programs | Healthcare and educational sectors specializing in speech and language disorders |
While Rtl (Response to Intervention) is a framework used to support students with learning and communication challenges, a Speech-Language Pathologist is a licensed professional who diagnoses and treats speech and language disorders. Rtl often guides intervention strategies, whereas Speech-Language Pathologists provide direct therapy and assessments. Both roles are integral in communication development but differ in credentials and scope of practice.
What are popular job titles related to Rtl jobs in Arizona?
For Rtl jobs in Arizona, the most frequently searched job titles are:
- Director Asic Design
- Remote Asic Physical Design Engineer
- Senior Asic Design Engineer
- Design Verification Engineer
- Digital Verification Engineer
- Work From Home Design Verification Engineer
- Vlsi Engineer
- Freelance Asic Verification Engineer
- Asic Verification Engineer Remote
- Freelance Fpga Verification Engineer
What job categories do people searching Rtl jobs in Arizona look for?
The top searched job categories for Rtl jobs in Arizona are:

Full-time
Re-posted 19 days ago
Job description
Job Responsibility:
As a Physical Design Intern, you will join a highly experienced team. Your key responsibilities will be:
Understand the existing flow, tools and scripts to do Digital backend flow from Synthesis to GDS2 using Cadence tools Support with multiple parallel runs to experiment with different RTL implementations, and/or tools options to find the most area-optimal solution Deeply study the Cadence tools' user-manuals and user-forum discussions, and suggest improvements to existing flows and scripts that could improve the quality and efficiency of the backend flow
Job Qualification:
- Pursuing Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL, Digital backend flow
- Any prior experience with this flow is a strong plus
- Willing to relocate to Phoenix Metro area (Arizona) for the full duration of internship, and minimum 3 days per week full-day presence in NXP's Chandler office
- Excellent on problem-solving, teamwork, planning, organizing, attention to detail and communication skills.
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-e41b