We are seeking a Package Layout Design Engineer to join our hardware team and contribute to the ... Implement physical designs for advanced packaging architectures including 2.5D interposer, 3D-IC ...
We are seeking a Package Layout Design Engineer to join our hardware team and contribute to the ... Implement physical designs for advanced packaging architectures including 2.5D interposer, 3D-IC ...
Microchip's CAD Physical Design (PD) team is looking for a Principal Engineer to work on Full Chip APR/Physical Implementation (Netlist-to-GDSII). In this role you will be working as part of a ...
Microchip's CAD Physical Design (PD) team is looking for a Principal Engineer to work on Full Chip APR/Physical Implementation (Netlist-to-GDSII). In this role you will be working as part of a ...
As a Staff Design Engineer, your job will entail the following: * Own design planning and ... Generate and validate physical design handoff deliverables including pad ring DEF files, Verilog ...
As a Staff Design Engineer, your job will entail the following: * Own design planning and ... Generate and validate physical design handoff deliverables including pad ring DEF files, Verilog ...
Microchip's CAD Physical Design (PD) team is looking for a Principal Engineer to work on Full Chip APR/Physical Implementation (Netlist-to-GDSII). In this role you will be working as part of a ...
Microchip's CAD Physical Design (PD) team is looking for a Principal Engineer to work on Full Chip APR/Physical Implementation (Netlist-to-GDSII). In this role you will be working as part of a ...
Senior Synthesis & Place & Route (P&R) Engineer - MRAM Subsystems
Arizona City, AZ · On-site
$136K - $141K/yr
Mesa, AZ -- Onsite Full-time Physical Design & Emerging Memory Engineering We are seeking an experienced Synthesis & Place & Route (P&R) Design Engineer specializing in emerging non-volatile memory ...
Senior Synthesis & Place & Route (P&R) Engineer - MRAM Subsystems
Arizona City, AZ · On-site
$136K - $141K/yr
Mesa, AZ -- Onsite Full-time Physical Design & Emerging Memory Engineering We are seeking an experienced Synthesis & Place & Route (P&R) Design Engineer specializing in emerging non-volatile memory ...
The successful candidate will have a Bachelor's Degree in Electrical or Electronics Engineering and a strong engineering background. * 5+ years of relevant physical design experience * Strong ...
The successful candidate will have a Bachelor's Degree in Electrical or Electronics Engineering and a strong engineering background. * 5+ years of relevant physical design experience * Strong ...
The successful candidate will have a Bachelor's Degree in Electrical or Electronics Engineering and a strong engineering background. * 5+ years of relevant physical design experience * Strong ...
The successful candidate will have a Bachelor's Degree in Electrical or Electronics Engineering and a strong engineering background. * 5+ years of relevant physical design experience * Strong ...
Staff Engineer, Mixed Signal Design EngineeringSkip to main contentBy clicking "Accept All", you ... ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable ...
Staff Engineer, Mixed Signal Design EngineeringSkip to main contentBy clicking "Accept All", you ... ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable ...
Senior Engineer II - CAD (Physical Verification)
Chandler, AZ · On-site
$133K - $137K/yr
Support Layout and Design engineers with physical verification activities using verification tools such as Siemens Calibre, Cadence Pegasus, or Synopsys Hercules * Utilize Knowledge of advanced EDA ...
Senior Engineer II - CAD (Physical Verification)
Chandler, AZ · On-site
$133K - $137K/yr
Support Layout and Design engineers with physical verification activities using verification tools such as Siemens Calibre, Cadence Pegasus, or Synopsys Hercules * Utilize Knowledge of advanced EDA ...
Physical Layout & Floor planning : Lead the physical design, floor planning, pad/bump allocation ... S. in Electrical Engineering, Computer Engineering, Materials Science, or a related technical ...
Physical Layout & Floor planning : Lead the physical design, floor planning, pad/bump allocation ... S. in Electrical Engineering, Computer Engineering, Materials Science, or a related technical ...
Senior Engineer II - CAD (Physical Verification)
Chandler, AZ · On-site
$133K - $137K/yr
Support Layout and Design engineers with physical verification activities using verification tools such as Siemens Calibre, Cadence Pegasus, or Synopsys Hercules * Utilize Knowledge of advanced EDA ...
Senior Engineer II - CAD (Physical Verification)
Chandler, AZ · On-site
$133K - $137K/yr
Support Layout and Design engineers with physical verification activities using verification tools such as Siemens Calibre, Cadence Pegasus, or Synopsys Hercules * Utilize Knowledge of advanced EDA ...
Principal Engineer-Design
Chandler, AZ · On-site
... engineering team and lead development of digital IP and SoC-level integration for mixed-signal ... Physical Design / APR (Place & Route) collaboration and signoff support, including synthesis ...
Principal Engineer-Design
Chandler, AZ · On-site
... engineering team and lead development of digital IP and SoC-level integration for mixed-signal ... Physical Design / APR (Place & Route) collaboration and signoff support, including synthesis ...
Principal Engineer-Design
Chandler, AZ · On-site
... engineering team and lead development of digital IP and SoC-level integration for mixed-signal ... Physical Design / APR (Place & Route) collaboration and signoff support, including synthesis ...
Principal Engineer-Design
Chandler, AZ · On-site
... engineering team and lead development of digital IP and SoC-level integration for mixed-signal ... Physical Design / APR (Place & Route) collaboration and signoff support, including synthesis ...
As a Staff Design Engineer, your job will entail the following: * Own design planning and ... Generate and validate physical design handoff deliverables including pad ring DEF files, Verilog ...
As a Staff Design Engineer, your job will entail the following: * Own design planning and ... Generate and validate physical design handoff deliverables including pad ring DEF files, Verilog ...
I/O Design Engineer
Chandler, AZ · On-site
Work closely with layout teams to oversee physical design and verification. * Build Verilog ... MS or PhD in Electrical Engineering. * 6+ years of I/O or analog circuit design experience. * Deep ...
I/O Design Engineer
Chandler, AZ · On-site
Work closely with layout teams to oversee physical design and verification. * Build Verilog ... MS or PhD in Electrical Engineering. * 6+ years of I/O or analog circuit design experience. * Deep ...
I/O Design Engineer
Chandler, AZ · On-site
Work closely with layout teams to oversee physical design and verification. * Build Verilog ... MS or PhD in Electrical Engineering. * 6+ years of I/O or analog circuit design experience. * Deep ...
I/O Design Engineer
Chandler, AZ · On-site
Work closely with layout teams to oversee physical design and verification. * Build Verilog ... MS or PhD in Electrical Engineering. * 6+ years of I/O or analog circuit design experience. * Deep ...
I/O Design Engineer
Chandler, AZ · On-site
Work closely with layout teams to oversee physical design and verification. * Build Verilog ... MS or PhD in Electrical Engineering. * 6+ years of I/O or analog circuit design experience. * Deep ...
I/O Design Engineer
Chandler, AZ · On-site
Work closely with layout teams to oversee physical design and verification. * Build Verilog ... MS or PhD in Electrical Engineering. * 6+ years of I/O or analog circuit design experience. * Deep ...
IC Packaging Design Engineer
Chandler, AZ · On-site
$138K/yr
We are seeking experienced IC Packaging Design Engineers to support advanced semiconductor ... Develop and implement physical design and layout solutions for advanced IC packages. * Perform ...
IC Packaging Design Engineer
Chandler, AZ · On-site
$138K/yr
We are seeking experienced IC Packaging Design Engineers to support advanced semiconductor ... Develop and implement physical design and layout solutions for advanced IC packages. * Perform ...
ASIC Physical Designers - IV
Chandler, AZ · On-site
$133K - $137K/yr
... , Creative and Marketing talent. Akraya has extensive experience supporting Fortune 500 and hot ... CW will assist the Physical Design Team in executing RF and analog custom layout. * Tasks include ...
ASIC Physical Designers - IV
Chandler, AZ · On-site
$133K - $137K/yr
... , Creative and Marketing talent. Akraya has extensive experience supporting Fortune 500 and hot ... CW will assist the Physical Design Team in executing RF and analog custom layout. * Tasks include ...
Principal Engineer, CAD
Tempe, AZ · On-site
$160K - $230K/yr
... Signal Simulations, IC Physical Design layout, CAD tool customizations, Linux Support ... The Principal CAD Engineer will also interface with EDA Tool Vendors and have responsibilities for ...
New
Principal Engineer, CAD
Tempe, AZ · On-site
$160K - $230K/yr
... Signal Simulations, IC Physical Design layout, CAD tool customizations, Linux Support ... The Principal CAD Engineer will also interface with EDA Tool Vendors and have responsibilities for ...
New
Physical Design Engineer information
See Arizona salary details
$88.5K - $92.5K
0% of jobs
$92.5K - $96.4K
0% of jobs
$96.4K - $100.3K
0% of jobs
$100.3K - $104.3K
0% of jobs
$104.3K - $108.2K
0% of jobs
$108.2K - $112.2K
0% of jobs
$112.2K - $116.1K
0% of jobs
$116.1K - $120K
0% of jobs
$120K - $124K
1% of jobs
$126.2K is the 25th percentile. Wages below this are outliers.
$124K - $127.9K
43% of jobs
The median wage is $128.3K / yr.
$127.9K - $131.9K
56% of jobs
$88.5K
$131.9K
How much do physical design engineer jobs pay per year?
What is a physical design engineer?
A Physical Design Engineer is responsible for transforming logical circuit designs into a physical layout that can be manufactured as an integrated circuit (IC). They focus on key aspects like floor planning, placement, clock tree synthesis (CTS), routing, and timing closure while ensuring power and performance optimization. They work with Electronic Design Automation (EDA) tools and collaborate with front-end designers to meet design specifications. The role requires proficiency in tools such as Cadence, Synopsys, or Mentor Graphics and knowledge of processes like ASIC or SoC design.
What are the typical daily responsibilities of a physical design engineer?
As a Physical Design Engineer, your daily responsibilities typically include taking logical circuit designs and translating them into physical layouts, performing floorplanning, placement, and routing of blocks, and conducting timing closure and verification. You will use specialized EDA tools to ensure that designs meet performance, power, and area requirements, collaborating closely with design, verification, and manufacturing teams. The role also involves resolving design issues, optimizing chip layouts, and preparing design data for fabrication. Working in this position provides exposure to advanced technology nodes and the opportunity to contribute directly to the development of cutting-edge semiconductor products.
What are the key skills and qualifications needed to thrive as a physical design engineer?
To thrive as a Physical Design Engineer, you need a solid background in electrical engineering, experience with ASIC or SoC design methodologies, and a deep understanding of digital circuit fundamentals. Proficiency with EDA tools like Synopsys, Cadence, or Mentor Graphics, as well as familiarity with scripting languages and industry certifications, is highly valued. Attention to detail, effective teamwork, and strong problem-solving skills are essential soft skills for this role. These qualifications are crucial as they enable efficient chip design, ensure successful project delivery, and foster productive collaboration in complex engineering environments.
What are the most commonly searched types of Physical Design Engineer jobs in Arizona?
The most popular types of Physical Design Engineer jobs in Arizona are:
What are popular job titles related to Physical Design Engineer jobs in Arizona?
For Physical Design Engineer jobs in Arizona, the most frequently searched job titles are:
What job categories do people searching Physical Design Engineer jobs in Arizona look for?
The top searched job categories for Physical Design Engineer jobs in Arizona are:
What cities in Arizona are hiring for Physical Design Engineer jobs?
Cities in Arizona with the most Physical Design Engineer job openings:
What are popular job titles related to Physical Design Engineer jobs in AZ?
For Physical Design Engineer jobs in AZ, the most frequently searched job titles are:

Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging
Tempe, AZ • On-site
$132K/yr
Full-time
Medical, Dental, Vision, Life, Retirement, PTO
This job post has expired 1 day ago. Applications are no longer accepted.
Job description
Annapurna Labs (our organization within AWS) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.
We are seeking a Package Layout Design Engineer to join our hardware team and contribute to the physical design of advanced IC packages for next-generation machine learning and data center ASICs.
In this role, you will execute package layout tasks from floor planning through tape out and manufacturing release, working closely with senior engineers, SI/PI, thermal, and manufacturing teams to deliver production-ready designs that meet performance, density, and reliability targets.
Key job responsibilities
- Execute package layout tasks across the design cycle: die floor planning, bump/pad assignment, RDL routing, substrate design, verification, and tape out release.
- Implement physical designs for advanced packaging architectures including 2.5D interposer, 3D-IC, fan-out wafer-level packaging, and silicon bridge technologies (e.g., CoWoS, EMIB, or similar).
- Support package floorplan development considering die placement, bump maps, power/ground distribution, signal escape routing, and decoupling capacitor placement.
- Perform RDL and substrate routing for high-density interconnects including microbumps, C4 bumps, TSVs, microvias, and PTH vias across multi-layer organic substrates or silicon interposers.
- Support die-level RDL routing and bump planning in coordination with ASIC physical design teams to help co-optimize the die-package interface.
- Contribute to cross-level layout co-optimization across die RDL, interposer/substrate, and PCB levels under guidance from senior engineers.
- Assist in maintaining package stack-up definitions in collaboration with SI/PI and materials engineering teams.
- Run physical verification checks (DRC, connectivity, shorts/opens) and support design closure.
- Follow and help refine package design rules and guidelines, working with OSAT partners and foundries to ensure DFM compliance.
- Collaborate with SI/PI engineers to incorporate electrical constraints into the physical layout — impedance-controlled routing, power plane optimization, and critical net shielding.
BASIC QUALIFICATIONS
- Bachelor's degree in Electrical Engineering or a related field
- 5+ years of experience in IC package layout and physical design
- Experience executing package designs from concept through tape out for multi-layer organic substrates or silicon interposers
- Hands-on experience with package layout tools such as Cadence APD/SiP, Synopsys IC Packaging, Mentor Xpedition, or equivalent
- Understanding of advanced packaging technologies: 2.5D/3D-IC, fan-out WLP, RDL, TSV, microbump, or silicon bridge interconnects
- Working knowledge of package design rules, DFM constraints, and physical verification methodologies (DRC, connectivity checks)
- Experience with bump map and ball map definition, escape routing strategies, and power/ground plane design
- Good communication skills with the ability to work effectively across design, SI/PI, and manufacturing teams
PREFERRED QUALIFICATIONS
- Experience with formal verification techniques including abstraction and end-to-end checking
- MS with 3+ years in IC package layout and physical design
- Familiarity with substrate and interposer manufacturing processes, material properties, and their impact on design decisions
- Exposure to chiplet-based or heterogeneous integration packaging architectures
- Familiarity with package-level SI/PI concepts (impedance control, PDN layout, crosstalk-aware routing) sufficient to collaborate with SI/PI engineers
- Experience developing automation scripts (Python, TCL, Skill, Ravel) for layout tasks or design rule checks
- Exposure to working with OSAT partners on NPI builds or yield improvement efforts
- Familiarity with high-bandwidth memory (HBM) integration in advanced packaging contexts
Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.
Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position.
These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company's reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.
Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit for more information. If the country/region you're applying in isn't listed, please contact your Recruiting Partner.
The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at .
USA, AZ, Tempe - 136,000.00 - 184,000.00 USD annually
USA, CA, Cupertino - 157,300.00 - 212,800.00 USD annually
USA, TX, Austin - 136,000.00 - 184,000.00 USD annually