2

No Experience Entry Level Asic Design Engineer Jobs

Bring passion and dedication to your job and there's no telling what you could accomplish ... Experience writing specifications and converting them to design. Experience with multiple clock ...

ASIC/RTL Design Engineer Location: San Jose, CA Duration : 12 months plus JOB DUTIES: The work will ... EXPERIENCE AND EDUCATION: SoC Architecture; knowledge and hand-on experience from industry ASIC ...

Jr. ASIC Design Engineer

Batavia, NY · Hybrid

$70K - $93K/yr

We are looking for a Junior ASIC Design Engineer to lead and contribute to research activities and ... Experience with industry-standard front-end and back-end CAD/EDA design tools, such as Cadence ...

Jr. ASIC Design Engineer

Batavia, IL · On-site

$70K - $93K/yr

We are looking for a Junior ASIC Design Engineer to lead and contribute to research activities and ... Experience with industry-standard front-end and back-end CAD/EDA design tools, such as Cadence ...

Bring passion and dedication to your job and there's no telling what you could accomplish ... The ideal candidate will have experience in ASIC design with:- Architecture research and/or ...

Bring passion and dedication to your job and there's no telling what you could accomplish ... The ideal candidate will have experience in ASIC design with:- Architecture research and/or ...

Bring passion and dedication to your job and there's no telling what you could accomplish ... The ideal candidate will have experience in ASIC design with:- Architecture research and/or ...

Bring passion and dedication to your job and there's no telling what you could accomplish ... The ideal candidate will have experience in ASIC design with:- Architecture research and/or ...

FPGA/ASIC Design Engineer

Camden, NJ · On-site

$124K - $171K/yr

BASIC QUALIFICATIONS (REQUIRED SKILLS/EXPERIENCE) At least 3 year experience with proven track ... No third parties please. For more information, please apply or contact: Robert Davis 800.927.9318 ...

Bring passion and dedication to your job and there's no telling what you could accomplish ... Description The ideal candidate will have experience in ASIC design with: - Architecture research ...

ASIC Design Engineer

Santa Clara, CA · On-site

$126K - $190K/yr

Bring passion and dedication to your job and there's no telling what you could accomplish ... Description The ideal candidate will have experience in ASIC design with: - Architecture research ...

ASIC Design Engineer

Santa Clara, CA · On-site

$181K - $318K/yr

Bring passion and dedication to your job and there's no telling what you could accomplish ... Description The ideal candidate will have experience in ASIC design with: - Architecture research ...

ASIC Design Engineer

Santa Clara, CA · On-site

$147K - $272K/yr

Bring passion and dedication to your job and there's no telling what you could accomplish ... Description The ideal candidate will have experience in ASIC design with: - Architecture research ...

As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support ... What we need to see: * BS/MS Degree or equivalent experience in Electrical Engineering, Computer ...

As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support ... What we need to see: * BS/MS Degree or equivalent experience in Electrical Engineering, Computer ...

next page

Showing results 1-20

No Experience Entry Level Asic Design Engineer information

See salary details

$40.5K

$88.2K

$158.5K

How much do no experience entry level asic design engineer jobs pay per year?

As of Jun 15, 2026, the average yearly pay for no experience entry level asic design engineer in the United States is $88,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $68,000.00 and $98,500.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a No Experience Entry Level ASIC Design Engineer, and why are they important?

To thrive as a No Experience Entry Level ASIC Design Engineer, you need a solid understanding of digital logic design, circuit fundamentals, and a relevant engineering degree (such as Electrical or Computer Engineering). Familiarity with hardware description languages like Verilog or VHDL, as well as simulation and design tools such as Synopsys or Cadence, is typically expected. Strong analytical thinking, attention to detail, and effective teamwork and communication skills help you learn quickly and contribute to complex projects. These skills and qualities are crucial for ensuring the accuracy, efficiency, and reliability of ASIC designs in collaborative engineering environments.

What is a No Experience Entry Level ASIC Design Engineer?

A No Experience Entry Level ASIC Design Engineer is a recent graduate or someone transitioning into the field of ASIC (Application-Specific Integrated Circuit) design with little to no prior professional experience. These engineers typically assist senior team members in designing, testing, and verifying custom integrated circuits used in electronics. Their responsibilities often include learning industry-standard design tools, understanding basic digital and analog circuit concepts, and supporting various stages of the ASIC development process while gaining hands-on experience.

What types of projects and training can a No Experience Entry Level ASIC Design Engineer expect in their first year?

As a No Experience Entry Level ASIC Design Engineer, you can expect to start with comprehensive onboarding and training sessions covering digital design fundamentals, ASIC design flows, and relevant Electronic Design Automation (EDA) tools. Early projects are typically focused on assisting senior engineers with tasks such as module-level design, verification, and documentation under close supervision. You’ll often work as part of a collaborative team, participating in code reviews and weekly design meetings, which helps build both technical and communication skills. Many companies also offer mentorship programs to support your professional growth and provide feedback as you advance.
More about No Experience Entry Level Asic Design Engineer jobs
What cities are hiring for No Experience Entry Level Asic Design Engineer jobs? Cities with the most No Experience Entry Level Asic Design Engineer job openings:
What states have the most No Experience Entry Level Asic Design Engineer jobs? States with the most job openings for No Experience Entry Level Asic Design Engineer jobs include:
What job categories do people searching No Experience Entry Level Asic Design Engineer jobs look for? The top searched job categories for No Experience Entry Level Asic Design Engineer jobs are:
Infographic showing various No Experience Entry Level Asic Design Engineer job openings in the United States as of June 2026, with employment types broken down into 2% As Needed, 68% Part Time, and 30% Contract. Highlights an 87% Physical, 5% Hybrid, and 8% Remote job distribution, with an average salary of $88,150 per year, or $42.4 per hour.
ASIC Design Engineer

Other

Posted 25 days ago


Job description

About Black Sesame Technologies

Founded in 2016 and listed on the Hong Kong Stock Exchange (HKEX: 2533), Black Sesame Technologies is a leading AI SoC provider. Our mass-produced AI chips are already deployed in the Automotive and Robotics markets, delivering high-performance, automotive-grade compute solutions at scale. Join us to build the future of intelligent machines from the ground up.


Job Description: ASIC Design Engineer

In this role, you will be part of the core team designing our next-generation AI compute engines. You will go beyond high-level RTL, diving into the fundamental hardware constraints that make high-performance AI silicon possible. You will focus on optimizing high-speed datapath logic while ensuring the design meets rigorous timing and power requirements.

Responsibilities

  • RTL Design: Implement high-efficiency logic modules using SystemVerilog/Verilog, focusing on AI-specific ALU and datapath components.
  • STA & Timing: Analyze and fix timing violations (Setup/Hold) to ensure the design closes at target frequencies.
  • Low Power & PPA: Apply basic low-power techniques (e.g., Clock Gating) and analyze their impact on PPA.
  • Design Sign-off: Run Lint, CDC (Clock Domain Crossing), and RDC (Reset Domain Crossing) checks to ensure robust silicon behavior.
  • Backend Collaboration: Work closely with the physical design team to understand and resolve congestion and timing issues.

Basic Qualifications

  • BS/MS in Electrical Engineering or Computer Engineering.
  • Hardware Fundamentals: Deep understanding of CMOS logic, Setup/Hold time, Skew/Jitter, and the impact of PVT (Process, Voltage, Temperature) corners.
  • STA Knowledge: Familiar with the concept of Static Timing Analysis, including path delays, false paths, and multi-cycle paths.
  • HDL Proficiency: Strong coding skills in SystemVerilog/Verilog with an emphasis on synthesizeable code and hardware-oriented thinking.
  • Digital Architecture: Understanding of pipelining, stalling, and bypass logic in high-performance datapaths.
  • Scripting: Proficiency in Python, Shell, or TCL (essential for EDA tool interaction).

You would be a "Star Candidate" if you have:

  • ASIC Flow Experience: Familiarity with the industry-standard ASIC design flow (from RTL to GDSII).
  • ALU/Math Foundations: Knowledge of computer arithmetic (Fixed-point, IEEE-754) and its hardware implementation.
  • Advanced CDC: Experience handling complex asynchronous interfaces and synchronization techniques.
  • RISC-V Exposure: Understanding of RISC-V ISA and its pipeline stages.