ZipRecruiter

Log In

1

Junior Ic Layout Design Engineer Jobs (NOW HIRING)

Qorvo, Inc.

Staff Layout Design Engineer

Sacramento, CA · On-site

$144K - $187K/yr

Associates Degree in Electronic/IC layout CAD specialization or related program and 10+ years of IC ... BSEE/BS Engineering Technology or related program * Comfortable with CMOS and SOI technologies ...

Qorvo, Inc.

Staff Layout Design Engineer

Raleigh, NC · On-site

$144K - $187K/yr

Associates Degree in Electronic/IC layout CAD specialization or related program and 10+ years of IC ... BSEE/BS Engineering Technology or related program * Comfortable with CMOS and SOI technologies ...

Qorvo, Inc.

Staff Layout Design Engineer

Austin, TX · On-site

$144K - $187K/yr

Associates Degree in Electronic/IC layout CAD specialization or related program and 10+ years of IC ... BSEE/BS Engineering Technology or related program * Comfortable with CMOS and SOI technologies ...

Qorvo, Inc.

Staff Layout Design Engineer

Raleigh, NC · On-site

$144K - $187K/yr

Associates Degree in Electronic/IC layout CAD specialization or related program and 10+ years of IC ... BSEE/BS Engineering Technology or related program * Comfortable with CMOS and SOI technologies ...

Qorvo, Inc.

Staff Layout Design Engineer

Tallahassee, FL

$144K - $187K/yr

Associates Degree in Electronic/IC layout CAD specialization or related program and 10+ years of IC ... BSEE/BS Engineering Technology or related program * Comfortable with CMOS and SOI technologies ...

Qorvo, Inc.

Staff Layout Design Engineer

Denver, CO · On-site

$144K - $187K/yr

Associates Degree in Electronic/IC layout CAD specialization or related program and 10+ years of IC ... BSEE/BS Engineering Technology or related program * Comfortable with CMOS and SOI technologies ...

SRI International

Analog IC Design Engineer

Princeton, NJ · On-site

$81K - $108K/yr

The Analog IC Design Engineer will be a key member in the Advanced Imaging Group, will work with ... Experience in analog IC layout to address DRC, LVS, matching, shielding, electromigration, IR drops ...

SRI International

IC Layout Engineer III

Princeton, NJ · On-site

$92K - $122K/yr

... a capable IC Layout Engineer in our Princeton, NJ office. The successful candidate will be ... The emulated design must meet all specifications and characteristics of the original microcircuit.

SRI International

IC Layout Engineer III

Princeton, NJ · On-site

$92K - $122K/yr

SRI International (formerly Sarnoff Corporation) is looking for a capable IC Layout Engineer in our ... The emulated design must meet all specifications and characteristics of the original microcircuit.

SRI International

Analog IC Design Engineer

Princeton, NJ · On-site

$81K - $108K/yr

The Analog IC Design Engineer will be a key member in the Advanced Imaging Group, will work with ... Experience in analog IC layout to address DRC, LVS, matching, shielding, electromigration, IR drops ...

SRI International

Analog IC Design Engineer

Princeton, NJ · On-site

$81K - $108K/yr

The Analog IC Design Engineer will be a key member in the Advanced Imaging Group, will work with ... Experience in analog IC layout to address DRC, LVS, matching, shielding, electromigration, IR drops ...

SRI International

IC Layout Engineer III

Princeton, NJ · On-site

$92K - $122K/yr

... a capable IC Layout Engineer in our Princeton, NJ office. The successful candidate will be ... The emulated design must meet all specifications and characteristics of the original microcircuit.

previous pagenext page

Showing results 21-40

All JobsManufacturing JobsMetal Fabrication JobsJunior Ic Layout Design Engineer Jobs

Junior Ic Layout Design Engineer information

See salary details

$33.5K

$71.8K

$109.5K

How much do junior ic layout design engineer jobs pay per year?

As of Aug 20, 2026, the average yearly pay for junior ic layout design engineer in the United States is $71,799.00, according to ZipRecruiter salary data. Most workers in this role earn between $48,500.00 and $80,000.00 per year, depending on experience, location, and employer.

What does a junior IC layout design engineer do?

A Junior IC Layout Design Engineer assists in the physical design of integrated circuits (ICs) by translating schematic diagrams into actual chip layouts using specialized CAD tools. Their responsibilities include placing and routing circuit components, ensuring adherence to design rules, verifying layouts for manufacturability, and collaborating with senior engineers to optimize performance and reliability. This entry-level position is essential for creating functional and efficient semiconductor chips used in various electronic devices.

What are some typical challenges faced by a junior IC layout design engineer during their first year on the job?

Junior IC Layout Design Engineers often encounter challenges such as learning to interpret complex circuit schematics, applying foundry-specific design rules, and mastering specialized EDA tools like Cadence Virtuoso. Additionally, collaborating efficiently with circuit designers and verification teams can be demanding as new engineers adjust to fast-paced project timelines and the need for high accuracy. However, with mentorship and hands-on experience, most junior engineers quickly build confidence and develop effective problem-solving skills.

What are the key skills and qualifications needed to thrive as a junior IC layout design engineer, and why are they important?

To thrive as a Junior IC Layout Design Engineer, a solid understanding of semiconductor physics, electronic circuits, and a relevant engineering degree are essential. Familiarity with EDA tools such as Cadence Virtuoso or Synopsys, and knowledge of design rule checking (DRC) and layout versus schematic (LVS) verification, are typically required. Attention to detail, problem-solving skills, and effective teamwork are important soft skills that help ensure high-quality layouts and collaboration with design teams. These competencies are crucial for producing reliable integrated circuit layouts that meet performance, manufacturability, and project deadlines.
More about Junior Ic Layout Design Engineer jobs

What cities are hiring for Junior Ic Layout Design Engineer jobs?

Cities with the most Junior Ic Layout Design Engineer job openings:

What are the most commonly searched types of Ic Layout Design Engineer jobs?

The most popular types of Ic Layout Design Engineer jobs are:

What states have the most Junior Ic Layout Design Engineer jobs?

States with the most job openings for Junior Ic Layout Design Engineer jobs include:

What job categories do people searching Junior Ic Layout Design Engineer jobs look for?

The top searched job categories for Junior Ic Layout Design Engineer jobs are:

Junior Ic Layout Design Engineer jobs near you
Infographic showing various Junior Ic Layout Design Engineer job openings in the United States as of August 2026, with employment types broken down into 89% Full Time, 7% Part Time, and 4% Contract. Highlights an 83% Physical, 5% Hybrid, and 12% Remote job distribution, with an average salary of $71,799 per year, or $34.5 per hour.

Sr. Analog Physical Design Engineer

OMNIVISION

Santa Clara, CA • On-site

$156K - $160K/yr

Full-time

Re-posted 28 days ago

Job description

Description
Job Title: Sr. Analog Physical Design Engineer
Job Duties:
  • Work on detailed column ADC circuit design, with a focus on column layout design. Collaborating with other column ADC designers to optimize column ADC's performance with minimum silicon area.
  • Conduct cross products column ADC layout comparison and IP layout development and maintenance.
  • Perform RCX extraction of column circuit and critical signals parasitic analysis and propose optimized design to improve column ADC performance and image quality.
  • Conduct image sensor pixel array and column ADC supply analysis using Totem or other methodologies, including worst case P2P resistor extraction, and optimize chip floorplan and power routing.
  • Study design rules for new processes and provide physical design guidelines to the design team. Debug and develop Calibre svrf files when needed.
  • Apply SKILL script to improve productivity and design robustness.
  • Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using industry-standard tools like Cadence Virtuoso and Calibre.
  • Execute top-level layout and coordinate layout resources and schedules for all modules.
  • Perform floor planning and placements including pad locations, power/clock domain planning, ESD, integration of AMS and digital blocks, and chip-level routing strategy.
  • Lead top-level implementation from floorplan through GDS tape-out.
  • Develop and maintain layout methodologies and documentation to ensure efficient and consistent design practices.

Requirements:
Require Master's degree or foreign equivalent degree in Electrical Engineering, Electronics Engineering, or a closely related field.
Require 2 years of experience in CMOS image sensor IC layout design.
Require the following experience or skills:
  • Semiconductor process and device fundamentals, with expertise in addressing advanced technology nodes challenges.
  • Experience in image sensor manufacturing technology, performance metrics, and system-level integration in camera applications.
  • Experience with industry standard EDA tools, such as Cadence Virtuoso, PVS, Spectre, Innovus, Skipper, Siemens Calibre, Synopsys Hspice, Design Compiler, IC Compiler, PrimeTime, Laker and P2P.
  • Front-end and back-end ASIC design flows.
  • Experience in stacked chip process flow and related design considerations.
  • Skills in interpreting physical verification reports (DRC, DFM, ERC, LVS, etc.) and understanding SVRF rule files.
  • Advanced layout skills such as common-centroid layouts, symmetrical layouts, use of dummy devices, matching, ESD, latch-up, antenna effects, etc.
  • Understanding of layout impact on device matching, noise coupling, guard-ring, electromigration, isolation and IR drop.
  • Developing CAD flow automation using scripting languages like Perl, Skill, and Tcl.
  • Expertise in low-power, high-precision, high speed analog layout design techniques.
  • Solving crosstalk challenges between adjacent column ADCs in image sensor circuits.

Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.

Apply