ZipRecruiter

Log In

1

Junior Ic Layout Design Engineer Jobs (NOW HIRING)

IC Enable

IC Layout Design Engineer

Richardson, TX · Hybrid

The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team ... This position is best suited for a junior-mid level engineer who is hungry, humble and smart and is ...

Neuralink

Analog IC Layout Engineer

Fremont, CA · On-site

... chip design with advanced architectures and hardware accelerators with a goal of enhancing the ... As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ...

Neuralink

Analog IC Layout Engineer

Fremont, CA · On-site

$83K - $139K/yr

As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ... Experience with layout P-cell design and implementation * Experience with layout automation ...

next page

Showing results 1-20

All JobsIc Layout Design Engineer JobsJunior Ic Layout Design Engineer Jobs

Junior Ic Layout Design Engineer information

See salary details

$33.5K

$71.8K

$109.5K

How much do junior ic layout design engineer jobs pay per year?

As of Jun 9, 2026, the average yearly pay for junior ic layout design engineer in the United States is $71,799.00, according to ZipRecruiter salary data. Most workers in this role earn between $48,500.00 and $80,000.00 per year, depending on experience, location, and employer.

What does a Junior IC Layout Design Engineer do?

A Junior IC Layout Design Engineer assists in the physical design of integrated circuits (ICs) by translating schematic diagrams into actual chip layouts using specialized CAD tools. Their responsibilities include placing and routing circuit components, ensuring adherence to design rules, verifying layouts for manufacturability, and collaborating with senior engineers to optimize performance and reliability. This entry-level position is essential for creating functional and efficient semiconductor chips used in various electronic devices.

What are some typical challenges faced by Junior IC Layout Design Engineers during their first year on the job?

Junior IC Layout Design Engineers often encounter challenges such as learning to interpret complex circuit schematics, applying foundry-specific design rules, and mastering specialized EDA tools like Cadence Virtuoso. Additionally, collaborating efficiently with circuit designers and verification teams can be demanding as new engineers adjust to fast-paced project timelines and the need for high accuracy. However, with mentorship and hands-on experience, most junior engineers quickly build confidence and develop effective problem-solving skills.

What are the key skills and qualifications needed to thrive as a Junior IC Layout Design Engineer, and why are they important?

To thrive as a Junior IC Layout Design Engineer, a solid understanding of semiconductor physics, electronic circuits, and a relevant engineering degree are essential. Familiarity with EDA tools such as Cadence Virtuoso or Synopsys, and knowledge of design rule checking (DRC) and layout versus schematic (LVS) verification, are typically required. Attention to detail, problem-solving skills, and effective teamwork are important soft skills that help ensure high-quality layouts and collaboration with design teams. These competencies are crucial for producing reliable integrated circuit layouts that meet performance, manufacturability, and project deadlines.
More about Junior Ic Layout Design Engineer jobs
What cities are hiring for Junior Ic Layout Design Engineer jobs? Cities with the most Junior Ic Layout Design Engineer job openings:
What are the most commonly searched types of Ic Layout Design Engineer jobs? The most popular types of Ic Layout Design Engineer jobs are:
What states have the most Junior Ic Layout Design Engineer jobs? States with the most job openings for Junior Ic Layout Design Engineer jobs include:
What job categories do people searching Junior Ic Layout Design Engineer jobs look for? The top searched job categories for Junior Ic Layout Design Engineer jobs are:
Junior Ic Layout Design Engineer jobs near you
IC Layout Design Engineer

IC Layout Design Engineer

IC Enable

Richardson, TX • Hybrid

Full-time

Medical, Dental, Vision, Retirement

Posted 26 days ago

Job description

For over 20 years IC Enable has successfully provided design IP, IC products, services, and platform solutions to demanding customers ranging from startups to Fortune 50 members. Our design and product offerings focus on high reliability, mixed-signal and digital markets while our platform solutions focus on IDM, foundry and IP providers. Now is an exciting time to join our team as we continue to change the industry through experience in technology development, full-custom ASIC / SOC and electronics development across the Semiconductor, Medical and Defense industries, including some of the most challenging fabrication processes and product applications.

Expand on your career in Integrated Circuit Layout Design with IC Enable. The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team executing full-custom integrated circuit development with specific responsibility for driving the layout and verification on complex, high-performance circuits with applications such as PLL, HSC, AGC, SerDes, ADC/DAC, Wireless systems, and custom logic. This position is best suited for a junior-mid level engineer who is hungry, humble and smart and is excited about growing his or her skillset in integrated circuit layout design and physical design.

Job Location and Work Mode:
  • Richardson, TX (Hybrid; In Office 3 Days A Week)
  • Remote eligibility available for qualified candidates, up to managements discretion

The best fit candidate for this position will have:

  • 3-5 years experience in layout and verification tools and methodologies for RF/Analog/Mixed Signal ICs
  • 3-5 years experience in Cadence layout (Virtuoso, VXL) and Calibre verification (ERC, DRC, LVS)
  • Demonstrated success in delivering quality work product
  • FinFET or GAA preferred, but not required
  • Debugging and analytical skills with complex technical concepts
  • Experience in DFM hierarchical layout construction for efficient verification and integration
  • Must understand techniques for managing layout dependent effects i.e. IR drop, RC delay, electron-migration, self- heating and crosstalk
  • Comprehensive understanding of matching, shielding, guard rings and latch up
  • Proficiency in PERL or SKILL scripting is a plus
  • Strong verbal and written communication
  • Bachelor’s Degree in Electrical Engineering or Applicable Field

While working with our team you will be responsible for:

  • Delivering on project assignments with integrity, commitment, and excellence
  • Efficiently laying out sensitive RF, Analog and Mixed Signal circuits conforming to all physical design verification (PDV) requirements while balancing demanding area, performance, and power specifications
  • Identifying quality and reliability improvements in IC circuit and layout design
  • Supporting or performing design verification from sub-block up through top-level
  • Collaborating effectively with local and remote team members
  • Developing accurate layout design schedules and resource estimates
  • Proactively looking for continuous improvement opportunities in the flow, layout and design methodologies
At IC Enable we know that our most valuable asset is our team. We are seeking a candidate who is ready to dive in to our culture and grow with our team. We build our team around those that are humble, hungry and smart!
IC Enable benefits include Medical, Dental, Vision and Ancillary benefits, 401K Plan with Company Match program.

IC Enable is an Equal Opportunity Employer

IC Enable logo

About IC Enable

Sourced by ZipRecruiter

Industry

Semiconductor and electronic component manufacturing

Company size

51 - 200 Employees

Headquarters location

Dallas, TX, US

Year founded

2004

View All IC Enable Jobs

Apply