ZipRecruiter

Log In

1

Internship Rtl Design Jobs (NOW HIRING)

Marvell

Principal Digital Design Engineer

San Diego, CA · On-site

$144.40K/yr

RTL design experience, synthesis, static-timing closure, formal verification, gate-level ... every stage - from internship to retirement and through life's most important moments. Our ...

Etched

RTL Intern

San Jose, CA · On-site

Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... We are looking for Fall '26, Spring '27, and Summer '27 interns. You may be a good fit if you have

Etched

RTL Intern

San Jose, CA · On-site

Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... We are looking for Fall '26, Spring '27, and Summer '27 interns. You may be a good fit if you have

Ayar Labs

Engineer, Physical Design

San Jose, CA · On-site

$120K - $160K/yr

You will work alongside technical leads to transform RTL into silicon-ready GDS, gaining exposure ... Prior internship or co-op experience in a Physical Design or Hardware Engineering role.

Ayar Labs

Engineer, Physical Design

San Jose, CA

$120K - $160K/yr

You will work alongside technical leads to transform RTL into silicon-ready GDS, gaining exposure ... Prior internship or co-op experience in a Physical Design or Hardware Engineering role.

quadric, Inc

Design Verification Intern

Burlingame, CA · On-site

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

quadric, Inc

Design Verification Intern

Burlingame, CA

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

quadric, Inc

Design Verification Intern

Burlingame, CA · On-site

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

Citadel Securities

FPGA Engineer (Intern)

Miami, FL

$4.30K - $4.80K/wk

... the internship. Your Objectives: * Design, implement and test FPGA solutions across Citadel ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...

Citadel Securities

FPGA Engineer (Intern)

Manhattan, NY

$4.30K - $4.80K/wk

... the internship. Your Objectives: * Design, implement and test FPGA solutions across Citadel ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...

next page

Showing results 1-20

People also search for

All JobsInternship Rtl Design Jobs

Internship Rtl Design information

See salary details

$6

$16

$23

How much do internship rtl design jobs pay per hour?

As of May 31, 2026, the average hourly pay for internship rtl design in the United States is $16.33, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $19.23 per hour, depending on experience, location, and employer.

What is an Internship RTL Design job?

An Internship in RTL (Register Transfer Level) Design involves working on digital circuit design using hardware description languages like Verilog or VHDL. Interns assist in designing, simulating, and verifying digital circuits, ensuring they meet performance and power requirements. They often work with FPGA or ASIC teams to validate designs and optimize hardware implementations. This role provides hands-on experience in hardware development and exposure to industry-standard tools like Synopsys, Cadence, or Xilinx.

What are the key skills and qualifications needed to thrive in the Internship Rtl Design position, and why are they important?

To thrive as an RTL Design Intern, you need a solid understanding of digital design concepts, hardware description languages like Verilog or VHDL, and enrollment in or completion of a degree in electrical or computer engineering. Familiarity with simulation tools such as ModelSim or Synopsys VCS, and basic knowledge of EDA tools and version control systems, is typically expected. Strong analytical skills, attention to detail, and effective communication are highly valued soft skills in this role. These skills ensure you can efficiently contribute to design teams, troubleshoot issues, and communicate technical concepts clearly, all of which are critical for successful hardware development.

What are the typical responsibilities of an RTL Design Intern during their internship?

As an RTL Design Intern, you will usually assist with the design, implementation, and verification of digital circuits using hardware description languages. Your daily work may include writing RTL code, debugging simulation results, collaborating with senior engineers, and participating in code and design reviews. You’ll also help with testbench creation, documentation, and possibly automate design tasks to support the larger engineering team. The role offers valuable hands-on experience and insight into the full design cycle, making it a great learning opportunity for those interested in digital hardware engineering.
More about Internship Rtl Design jobs
What cities are hiring for Internship Rtl Design jobs? Cities with the most Internship Rtl Design job openings:
What are the most commonly searched types of Rtl Design jobs? The most popular types of Rtl Design jobs are:
What states have the most Internship Rtl Design jobs? States with the most job openings for Internship Rtl Design jobs include:
What job categories do people searching Internship Rtl Design jobs look for? The top searched job categories for Internship Rtl Design jobs are:
Internship Rtl Design jobs near you
Staff Digital Design Engineer

Staff Digital Design Engineer

Marvell Technology, Inc.

San Diego, CA • On-site

Full-time

Life, Retirement

Posted 2 days ago

Job description

About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
Join Marvell's Custom Compute Solutions Business Unit (CCSBU) as we establish our design presence in San Diego's thriving semiconductor ecosystem.
This team will be responsible for delivering high-quality customer silicon for advanced AI, XPU, and XPU-Attach programs. By partnering closely with customers and internal stakeholders, the design center will enable Marvell's most strategic and financially significant custom SoC initiatives, delivering differentiated solutions that reinforce Marvell's position as a trusted partner for next-generation compute platforms.
This is a rare career opportunity. You're not joining an established local team - you'll be part of building one. You'll define the culture and shape the technical DNA of Marvell's San Diego design organization.
What You Can Expect
  • Design, develop, implement, verify, and document micro-architecture and RTL for complex power management integrated circuits.
  • Participate in the design development cycle, from RTL coding, specifications of timing, closely work with design verification teams to review test plans and execution of test, ability to bring up block tests on silicon during lab testing, and maintenance of designed blocks and reusable IPs.
  • Schedule detailed reviews with cross-functional teams
  • Evaluate and participate in improving design and verification methodologies.

What We're Looking For
Bachelor's degree in Computer Science, Electrical Engineering or related fields and 3-5+ years of related professional experience. Or Master's/PhD in Computer Science, Electrical Engineering or related fields with 2-3+ years of experience.
To be successful in this role you will need the following skills:
  • Experience with SystemVerilog RTL coding techniques.
  • Experience in high speed, multiple clock domain designs
  • Familiar with modern SoC architectures and various interface technologies such as AXI, DDR, Ethernet, PCIe.
  • Experience in micro-architecture of complex custom/ASIC products involving Chip I/O, shared memory, and embedded processors
  • RTL design experience, synthesis, static-timing closure, formal verification, gate-level simulations, and block-level functional verification.
  • Ability to come up with creative and innovative solutions, and display technical leadership from within a team of engineers
  • Excellent verbal and written communication
  • Discipline and rigor in documentation
  • Ability to work efficiently and influentially with team members across multiple sites
  • Enthusiastic about exploring and applying new methods, tools, and process efficiency to ASIC design flow
  • Knowledge of scripting languages such as Python, Perl, Tcl, and UNIX shell is desirable.

Expected Base Pay Range (USD)
115,200 - 170,390, $ per annum
The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-AR3

Apply