ZipRecruiter

Log In

1

Internship Rtl Design Jobs in California (NOW HIRING)

Ayar Labs

Engineer, Physical Design

San Jose, CA · On-site

$120K - $160K/yr

You will work alongside technical leads to transform RTL into silicon-ready GDS, gaining exposure ... Prior internship or co-op experience in a Physical Design or Hardware Engineering role.

Ayar Labs

Engineer, Physical Design

San Jose, CA

$120K - $160K/yr

You will work alongside technical leads to transform RTL into silicon-ready GDS, gaining exposure ... Prior internship or co-op experience in a Physical Design or Hardware Engineering role.

quadric, Inc

Design Verification Intern

Burlingame, CA · On-site

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

quadric, Inc

Design Verification Intern

Burlingame, CA

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

quadric, Inc

Design Verification Intern

Burlingame, CA · On-site

$45 - $60/hr

Our preference is for this internship to be based out of our Burlingame, California office ... Coursework or project experience with Computer Architecture, RTL Design, ML systems, or performance ...

Intel

Senior AI SoC Design Engineer

Santa Clara, CA

$164.47K - $311.89K/yr

Define microarchitecture and implement RTL for SoC blocks * Collaborate with IP providers to ... and/or internship experiences. Minimum Qualifications 7+ years of experience with a Bachelor ...

Intel

Senior AI SoC Design Engineer

Folsom, CA · On-site

$164.47K - $311.89K/yr

Define microarchitecture and implement RTL for SoC blocks * Collaborate with IP providers to ... and/or internship experiences. Minimum Qualifications 7+ years of experience with a Bachelor ...

Intel

Senior AI SoC Design Engineer

Santa Clara, CA

$164.47K - $311.89K/yr

Define microarchitecture and implement RTL for SoC blocks * Collaborate with IP providers to ... and/or internship experiences. Minimum Qualifications 7+ years of experience with a Bachelor ...

Intel

Senior AI SoC Design Engineer

Folsom, CA

$164.47K - $311.89K/yr

Define microarchitecture and implement RTL for SoC blocks * Collaborate with IP providers to ... and/or internship experiences. Minimum Qualifications 7+ years of experience with a Bachelor ...

Marvell

Technical Lead, IC Design

Santa Clara, CA · On-site

Implement designs using good RTL coding and low power techniques. * Collaborate with the backend ... every stage - from internship to retirement and through life's most important moments. Our ...

next page

Showing results 1-20

People also search for

All JobsRtl Design JobsInternship Rtl Design JobsInternship Rtl Design Jobs in California

Internship Rtl Design information

What is an Internship RTL Design job?

An Internship in RTL (Register Transfer Level) Design involves working on digital circuit design using hardware description languages like Verilog or VHDL. Interns assist in designing, simulating, and verifying digital circuits, ensuring they meet performance and power requirements. They often work with FPGA or ASIC teams to validate designs and optimize hardware implementations. This role provides hands-on experience in hardware development and exposure to industry-standard tools like Synopsys, Cadence, or Xilinx.

What are the key skills and qualifications needed to thrive in the Internship Rtl Design position, and why are they important?

To thrive as an RTL Design Intern, you need a solid understanding of digital design concepts, hardware description languages like Verilog or VHDL, and enrollment in or completion of a degree in electrical or computer engineering. Familiarity with simulation tools such as ModelSim or Synopsys VCS, and basic knowledge of EDA tools and version control systems, is typically expected. Strong analytical skills, attention to detail, and effective communication are highly valued soft skills in this role. These skills ensure you can efficiently contribute to design teams, troubleshoot issues, and communicate technical concepts clearly, all of which are critical for successful hardware development.

What are the typical responsibilities of an RTL Design Intern during their internship?

As an RTL Design Intern, you will usually assist with the design, implementation, and verification of digital circuits using hardware description languages. Your daily work may include writing RTL code, debugging simulation results, collaborating with senior engineers, and participating in code and design reviews. You’ll also help with testbench creation, documentation, and possibly automate design tasks to support the larger engineering team. The role offers valuable hands-on experience and insight into the full design cycle, making it a great learning opportunity for those interested in digital hardware engineering.
More about Internship Rtl Design jobs
What are the most commonly searched types of Rtl Design jobs in California? The most popular types of Rtl Design jobs in California are:
What are popular job titles related to Internship Rtl Design jobs in California? For Internship Rtl Design jobs in California, the most frequently searched job titles are:
What job categories do people searching Internship Rtl Design jobs in California look for? The top searched job categories for Internship Rtl Design jobs in California are:
What cities in California are hiring for Internship Rtl Design jobs? Cities in California with the most Internship Rtl Design job openings:
Internship Rtl Design jobs near you
Distinguished Engineer - Digital Design

Distinguished Engineer - Digital Design

Marvell Technology, Inc.

San Diego, CA • On-site

$144.40K/yr

Full-time

Life, Retirement

Posted yesterday

Job description

About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
Join Marvell's Custom Compute Solutions Business Unit (CCSBU) as we establish our design presence in San Diego's thriving semiconductor ecosystem.
This team will be responsible for delivering high-quality customer silicon for advanced AI, XPU, and XPU-Attach programs. By partnering closely with customers and internal stakeholders, the design center will enable Marvell's most strategic and financially significant custom SoC initiatives, delivering differentiated solutions that reinforce Marvell's position as a trusted partner for next-generation compute platforms.
This is a rare technical leadership opportunity - you'll help shape design strategy from the ground up and build a world-class team as part of our strategic expansion into Southern California. You're not joining an established local team - you're building one. You'll define the culture, establish the methodology, and shape the technical DNA of Marvell's San Diego design organization.
What You Can Expect
  • Shape the micro-architecture of the chip
  • Write specifications and define micro-architecture of the design
  • Implement designs using low-power RTL coding techniques
  • Collaborate with the verification team on the verification test plan, coverage analysis, and full-chip simulation plus debug
  • Write SVA assertions for dynamic simulation and apply them in formal verification
  • Prepare and present design reviews
  • Work with the physical design team in aiding the implementation of the functional blocks
  • Interact with the project manager to scope and assign tasks
  • Provide reasonable and accurate schedule estimates and follow through to meet them in spite of surprises
  • Proactively communicate challenges and provide contingency plan recommendations to management
  • Work with multiple design centers and design groups to shape future methodology
  • Support the post silicon team to bring up silicon in the lab
  • Work with the software team to ensure product meets customer use cases
  • Provide expert product support in post-silicon debug environments

What We're Looking For
Bachelor's degree in Computer Science, Electrical Engineering or related fields and 17+ years of related professional experience. Or Master's degree in Computer Science, Electrical Engineering or related fields with 12-15+ years of experience. Or PhD in Computer Science, Electrical Engineering or related fields with 10-12+ years of experience.
To be successful in this role you will need the following skills:
  • Fluent in SystemVerilog RTL coding techniques.
  • Experience in high speed, multiple clock domain designs
  • Expertise in PCIe, CXL protocols
  • Familiar with modern SoC architectures and various interface technologies such as AXI, DDR, Ethernet, PCIe.
  • Experience in micro-architecture of complex custom/ASIC products involving Chip I/O, shared memory, and embedded processors
  • RTL design experience, synthesis, static-timing closure, formal verification, gate-level simulations, and block-level functional verification.
  • Experience in designing high speed (>1 GHz)/high-performance embedded processor SOC products is a plus.
  • Experience in implementation/timing closure for high speed design.
  • Hands-on experience for all aspects of chip-development process with proficiency in front-end design tools and methodologies.
  • Ability to create SVA assertions and apply formal verification concepts and tools
  • Ability to come up with creative and innovative solutions, and display technical leadership from within a team of engineers
  • Excellent verbal and written communication
  • Discipline and rigor in documentation
  • Ability to work efficiently and influentially with team members across multiple sites
  • Enthusiastic about exploring and applying new methods, tools, and process efficiency to ASIC design flow
  • Knowledge of scripting languages such as Python, Perl, Tcl, and UNIX shell is desirable.

Expected Base Pay Range (USD)
212,200 - 314,020, $ per annum
The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-AR3

Apply