ZipRecruiter

Log In

1

Intern Soc Design Engineer Jobs (NOW HIRING)

OMNIVISION

SoC Design Engineer

Santa Clara, CA

$110K - $140K/yr

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

Apple

Wireless SoC Design Engineer

Los Angeles, CA · On-site

... energy-efficient design and new technologies that transform the user experience at the product ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

Apple

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

Apple

Wireless SoC Design Engineer

Los Angeles, CA · On-site

... energy-efficient design and new technologies that transform the user experience at the product ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA

$110K - $140K/yr

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

Apple

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

Apple

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

$110K - $140K/yr

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

Apple

Wireless SoC Design Engineer

San Diego, CA · On-site

... integrated engineering team spanning RF/Analog architecture, and design, Systems/PHY/MAC ... Description Develop microarchitecture and RTL for a System-on-Chip (SoC) IP design, aligning with ...

Apple

Debug SoC Design Engineer

Irvine, CA

$120K - $210K/yr

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

$110K - $140K/yr

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

$110K - $140K/yr

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA

$110K - $140K/yr

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

next page

Showing results 1-20

All JobsIntern Soc Design Engineer Jobs

Intern Soc Design Engineer information

See salary details

$9

$19

$36

How much do intern soc design engineer jobs pay per hour?

As of Jun 26, 2026, the average hourly pay for intern soc design engineer in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What is the salary of SoC design engineer in Nvidia?

The salary of an SoC (System on Chip) design engineer at Nvidia typically ranges from $100,000 to $150,000 annually, depending on experience, location, and specific role. Entry-level positions may start lower, while experienced engineers with specialized skills in hardware design and verification can earn higher compensation. Nvidia also offers benefits such as bonuses and stock options that can increase total compensation.

What is the difference between Intern Soc Design Engineer vs Intern Hardware Design Engineer?

AspectIntern Soc Design EngineerIntern Hardware Design Engineer
Required SkillsDigital/analog circuit design, FPGA, PCB layout, scriptingCircuit schematic, PCB design, component selection, testing
Work EnvironmentSemiconductor companies, electronics firms, R&D labsConsumer electronics, industrial equipment, R&D teams
Common UsageFocus on system-on-chip (SoC) architecture and integrationFocus on hardware components and circuit implementation

Intern Soc Design Engineers typically work on integrated circuit architecture and system integration, while Intern Hardware Design Engineers focus on designing and testing physical hardware components. Both roles involve electronics fundamentals but differ in scope and specific technical skills.

What is a SoC design engineer?

A SoC (System-on-Chip) design engineer is responsible for developing and integrating the hardware components of a single chip that combines processors, memory, and peripherals. They use hardware description languages like VHDL or Verilog and work closely with verification and validation teams to ensure functionality and performance. This role typically requires knowledge of digital design, embedded systems, and electronic design automation tools.

How much does a SoC design engineer make at Intel?

A SoC design engineer at Intel typically earns between $100,000 and $150,000 annually, depending on experience, location, and level. Entry-level positions may start lower, while senior roles with specialized skills in hardware description languages and FPGA tools can earn higher salaries.

What is the salary of SoC design engineer in Samsung?

The salary of a System-on-Chip (SoC) design engineer at Samsung typically ranges from $80,000 to $130,000 annually, depending on experience, location, and level of expertise. Entry-level engineers may earn lower salaries, while experienced professionals with specialized skills in hardware description languages and EDA tools can earn higher compensation.
What cities are hiring for Intern Soc Design Engineer jobs? Cities with the most Intern Soc Design Engineer job openings:
What are the most commonly searched types of Soc Design Engineer jobs? The most popular types of Soc Design Engineer jobs are:
What states have the most Intern Soc Design Engineer jobs? States with the most job openings for Intern Soc Design Engineer jobs include:
Intern Soc Design Engineer jobs near you
SoC Design Engineer

SoC Design Engineer

OmniVision Technologies

Santa Clara, CA • On-site

$110K - $140K/yr

Other

Posted 19 days ago

Job description

Responsibilities :
  • Image sensor control or processing function design and verification
  • High speed interface (USB/MIPI) design and verification
  • Full-chip integration and verification
  • Chip bring-up, validation, and debugging
  • Participate in the FPGA development
  • Architecture, registers, interface and design documentation.
Qualifications :
  • PhD or MSEE with some experience of digital design
  • Familiar with digital design flow, including verilog RTL coding/simulation, synthesis, static timing analysis, and formality
  • Knowledge of high performance and low power design techniques.
  • Knowledge of FPGA and emulation platforms.
  • Knowledge of SOC architecture.
  • Knowledge of assertion-based formal verification is a plus
  • Image processing/DSP knowledge is a plus
Annual base salary for this role in California, US is expected to be between $110,600 - $140,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability

Apply