1

Intern Soc Design Engineer Jobs (NOW HIRING)

SoC Design Engineer

Austin, TX · On-site

$122K - $232K/yr

The Role and Impact As a SoC Logic Design Engineer, you will play a pivotal role in shaping the future of Intel's cutting-edge System on Chip (SoC) designs. This role offers an exciting opportunity ...

As a Senior SOC Design Engineer, you'll work at the forefront of technology, integrating advanced ASICs, and partnering with experts in ASIC design, Physical design, CAD, Package Design, Software ...

SoC Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor SoC products, including IP design, analysis, integration, and validation. Collaborate with physical ...

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor SoC products, including IP design, analysis, integration, and validation. Collaborate with physical ...

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor SoC products, including IP design, analysis, integration, and validation. Collaborate with physical ...

SoC Design Engineer

Austin, TX · On-site

$122K - $232K/yr

The Role and Impact As a SoC Logic Design Engineer, you will play a pivotal role in shaping the future of Intel's cutting-edge System on Chip (SoC) designs. This role offers an exciting opportunity ...

Principal SoC Design Engineer

Austin, TX · On-site

$153K - $265K/yr

Principal Engineer SoC Design About GlobalFoundries: GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to ...

... integrated engineering team spanning RF/Analog architecture, and design, Systems/PHY/MAC ... Develop microarchitecture and RTL for a System-on-Chip (SoC) IP design, aligning with specified ...

... energy-efficient design and new technologies that transform the user experience at the product ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

... energy-efficient design and new technologies that transform the user experience at the product ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

... energy-efficient design and new technologies that transform the user experience at the product ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

Debug SoC Design Engineer

Irvine, CA · On-site

$146K - $178K/yr

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

... integrated engineering team spanning RF/Analog architecture, and design, Systems/PHY/MAC ... Develop microarchitecture and RTL for a System-on-Chip (SoC) IP design, aligning with specified ...

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

next page

Showing results 1-20

Intern Soc Design Engineer information

See salary details

$9

$19

$36

How much do intern soc design engineer jobs pay per hour?

As of Jun 5, 2026, the average hourly pay for intern soc design engineer in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What is the difference between Intern Soc Design Engineer vs Intern Hardware Design Engineer?

AspectIntern Soc Design EngineerIntern Hardware Design Engineer
Required SkillsDigital/analog circuit design, FPGA, PCB layout, scriptingCircuit schematic, PCB design, component selection, testing
Work EnvironmentSemiconductor companies, electronics firms, R&D labsConsumer electronics, industrial equipment, R&D teams
Common UsageFocus on system-on-chip (SoC) architecture and integrationFocus on hardware components and circuit implementation

Intern Soc Design Engineers typically work on integrated circuit architecture and system integration, while Intern Hardware Design Engineers focus on designing and testing physical hardware components. Both roles involve electronics fundamentals but differ in scope and specific technical skills.

What cities are hiring for Intern Soc Design Engineer jobs? Cities with the most Intern Soc Design Engineer job openings:
What are the most commonly searched types of Soc Design Engineer jobs? The most popular types of Soc Design Engineer jobs are:
What states have the most Intern Soc Design Engineer jobs? States with the most job openings for Intern Soc Design Engineer jobs include:
SoC Design Engineer

SoC Design Engineer

Intel Corporation

Austin, TX • On-site

$122K - $232K/yr

Full-time

Medical, Retirement, PTO

Posted 21 days ago


Intel rating

8.8

Company rating: 8.8 out of 10

Based on 143 frontline employees who took The Breakroom Quiz

9th of 139 rated electronics manufacturers


Job description

Job Details:
Job Description:
The Role and Impact
As a SoC Logic Design Engineer, you will play a pivotal role in shaping the future of Intel's cutting-edge System on Chip (SoC) designs. This role offers an exciting opportunity to contribute to the development of world-class technology solutions that drive innovation across diverse industries. You will be responsible for developing high-quality logic designs, coding register transfer level (RTL) models, and performing thorough simulations to ensure optimal functionality. Your contributions will directly impact the success of Intel's products by enabling power-efficient, high-performance, and scalable solutions that meet or exceed market demands.
Key Responsibilities
  • Develop logic designs and RTL code for SoC designs, ensuring alignment with architectural and microarchitectural specifications
  • Perform integration of logic for IP blocks and subsystems into full-chip SoC designs
  • Conduct quality checks across various logic design aspects, including RTL, timing, power, and area convergence, and address design integrity for physical implementation
  • Optimize logic designs to meet stringent power, performance, area, and timing goals
  • Review verification plans and ensure the correctness of tested design features
  • Resolve RTL test failures by implementing corrective measures to ensure design feature correctness
  • Apply secure development practices to mitigate security threats and meet secure design objectives
  • Collaborate with IP providers to integrate and validate IP at the SoC level
  • Drive compliance with quality assurance standards to enable seamless IP/SoC handoffs

Core Competencies
  • Demonstrated ability to work collaboratively across teams and communicate effectively in complex technical environments
  • Passion for innovation, problem-solving, and continuous learning within the field of SoC design

Qualifications:
The Minimum qualifications are required to be initially considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or in a STEM related field
  • 3+ years of experience in microarchitecture development, RTL coding, or logic design
  • Experience in clock domain crossing techniques, low-power design methodologies, and SoC clocking structures
  • Experience with tools and strategies for RTL design, SoC integration, and physical implementation optimization

Preferred Qualifications
  • Master's degree in Electrical Engineering, Computer Engineering, or in a STEM related field.
  • Experience with secure development practices for secure design implementation.
  • Experience in SoC Builder and Network-on-Chip (NoC) architectures.

Become part of Intel's mission to advance technology and create products that enrich lives. Your expertise in SoC logic design can make a meaningful impact-join us today.
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, Texas, Austin
Additional Locations:
Business group:
The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

What Intel employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Intel logo

About Intel

Sourced by ZipRecruiter

Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1968