Experience with RTL (Register Transfer Level) design using Verilog or SystemVerilog. Preferred ... The US base salary range for this full-time position is $163,000-$237,000 bonus equity benefits.
Experience with RTL (Register Transfer Level) design using Verilog or SystemVerilog. Preferred ... The US base salary range for this full-time position is $163,000-$237,000 bonus equity benefits.
Design Verification Engineer
$144.40K - $176.20K/yr
Design Verification Engineer Job Type : Full time Location : San Diego And Bay Area : Strong ... RTL design experience and/or very strong OOPs programming experience is also a plus. Good written ...
Design Verification Engineer
$144.40K - $176.20K/yr
Design Verification Engineer Job Type : Full time Location : San Diego And Bay Area : Strong ... RTL design experience and/or very strong OOPs programming experience is also a plus. Good written ...
Methodology Engineer - Static RTL Verification
San Jose, CA · On-site
$159.70K - $195K/yr
Design and execute toolqualification regressions across complex AMD SoC designs, ensuring ... UNAVAILABLEEmployment Type: FULL_TIME
Methodology Engineer - Static RTL Verification
San Jose, CA · On-site
$159.70K - $195K/yr
Design and execute toolqualification regressions across complex AMD SoC designs, ensuring ... UNAVAILABLEEmployment Type: FULL_TIME
Experience with RTL design using Verilog or SystemVerilog. Preferred qualifications: * Master ... The US base salary range for this full-time position is $138,000-$198,000 bonus equity benefits.
Experience with RTL design using Verilog or SystemVerilog. Preferred qualifications: * Master ... The US base salary range for this full-time position is $138,000-$198,000 bonus equity benefits.
The US base salary range for this full-time position is $138,000-$198,000 bonus equity benefits ... Develop SystemVerilog RTL to implement logic for ASIC products. * Create and review design ...
The US base salary range for this full-time position is $138,000-$198,000 bonus equity benefits ... Develop SystemVerilog RTL to implement logic for ASIC products. * Create and review design ...
Full-Time, Onsite (Hybrid) - Design Verification Engineer - Sunnyvale, CA / Redmond, WA / Austin, TX
Sunnyvale, CA · On-site
$159.60K - $194.80K/yr
Sunnyvale, CA / Redmond, WA / Austin, TX Work Type: Full-Time, Onsite (Hybrid - No Remote Allowed ... Debug simulation failures, analyze root causes, and work closely with RTL design teams. * Execute ...
Quick apply
Full-Time, Onsite (Hybrid) - Design Verification Engineer - Sunnyvale, CA / Redmond, WA / Austin, TX
Sunnyvale, CA · On-site
$159.60K - $194.80K/yr
Sunnyvale, CA / Redmond, WA / Austin, TX Work Type: Full-Time, Onsite (Hybrid - No Remote Allowed ... Debug simulation failures, analyze root causes, and work closely with RTL design teams. * Execute ...
San Jose, CA ( This position requires a full-time, on-site presence in our San Jose, CA office ... Develop RTL design for custom logic around the interfaces, including protocol adaptation and data ...
Quick apply
San Jose, CA ( This position requires a full-time, on-site presence in our San Jose, CA office ... Develop RTL design for custom logic around the interfaces, including protocol adaptation and data ...
Hardware Design Engineer
San Jose, CA · Hybrid
You will leverage modern RTL design methodologies, advanced EDA tools, and AI-driven automation in ... UNAVAILABLEEmployment Type: FULL_TIME
Hardware Design Engineer
San Jose, CA · Hybrid
You will leverage modern RTL design methodologies, advanced EDA tools, and AI-driven automation in ... UNAVAILABLEEmployment Type: FULL_TIME
San Jose, CA ( This position requires a full-time, on-site presence in our San Jose, CA office ... Develop RTL design for custom logic around the interfaces, including protocol adaptation and data ...
San Jose, CA ( This position requires a full-time, on-site presence in our San Jose, CA office ... Develop RTL design for custom logic around the interfaces, including protocol adaptation and data ...
Senior ASIC Design Engineer - Processor Subsystem
$150K - $220K/yr
This role sits at the intersection of RTL design and functional verification, requiring a strong ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...
Senior ASIC Design Engineer - Processor Subsystem
$150K - $220K/yr
This role sits at the intersection of RTL design and functional verification, requiring a strong ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...
Principal Engineer, Hardware Design (High-Speed Interfaces) (AI2411)
San Jose, CA · On-site
$220K - $296.40K/yr
San Jose, CA ( This position requires a full-time, on-site presence in our San Jose, CA office ... Develop RTL design for custom logic around the interfaces, including protocol adaptation and data ...
Principal Engineer, Hardware Design (High-Speed Interfaces) (AI2411)
San Jose, CA · On-site
$220K - $296.40K/yr
San Jose, CA ( This position requires a full-time, on-site presence in our San Jose, CA office ... Develop RTL design for custom logic around the interfaces, including protocol adaptation and data ...
Senior ASIC Design Engineer - Processor Subsystem
Saratoga, CA · On-site
$150K - $220K/yr
This role sits at the intersection of RTL design and functional verification, requiring a strong ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...
Quick apply
Senior ASIC Design Engineer - Processor Subsystem
Saratoga, CA · On-site
$150K - $220K/yr
This role sits at the intersection of RTL design and functional verification, requiring a strong ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...
Experience architecting RTL solutions employing software based construction, instantiation ... The US base salary range for this full-time position is $138,000-$198,000 bonus equity benefits.
Experience architecting RTL solutions employing software based construction, instantiation ... The US base salary range for this full-time position is $138,000-$198,000 bonus equity benefits.
ASIC / VLSI Engineers
Milpitas, CA · On-site
... (8+ years) for permanent , full-time , onsite roles in Silicon Valley supporting advanced ... RTL Engineer (Networking / Ethernet) * STA Engineer * Physical Design Engineer * Design ...
Quick apply
ASIC / VLSI Engineers
Milpitas, CA · On-site
... (8+ years) for permanent , full-time , onsite roles in Silicon Valley supporting advanced ... RTL Engineer (Networking / Ethernet) * STA Engineer * Physical Design Engineer * Design ...
Senior ASIC Design Engineer - Processor Subsystem
Saratoga, CA · On-site
$150K - $220K/yr
This role sits at the intersection of RTL design and functional verification, requiring a strong ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...
Senior ASIC Design Engineer - Processor Subsystem
Saratoga, CA · On-site
$150K - $220K/yr
This role sits at the intersection of RTL design and functional verification, requiring a strong ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...
Develop and debug register-transfer level (RTL) design of various sections in the cache subsystem ... Work with physical design team on the timing closure of the cache subsystem. 3+ years of full time ...
Develop and debug register-transfer level (RTL) design of various sections in the cache subsystem ... Work with physical design team on the timing closure of the cache subsystem. 3+ years of full time ...
Develop and debug register-transfer level (RTL) design of various sections in the cache subsystem ... years of full time ASIC design experiencememory system developmentRTL/micro-architecture ...
Develop and debug register-transfer level (RTL) design of various sections in the cache subsystem ... years of full time ASIC design experiencememory system developmentRTL/micro-architecture ...
THE ROLE: AMD is looking for an experienced technical leader to drive RTL design for future ... UNAVAILABLEEmployment Type: FULL_TIME
THE ROLE: AMD is looking for an experienced technical leader to drive RTL design for future ... UNAVAILABLEEmployment Type: FULL_TIME
KEY RESPONSIBLITIES: * PCIe architecture, design, and integration * Front-end RTL design and ... UNAVAILABLEEmployment Type: FULL_TIME
KEY RESPONSIBLITIES: * PCIe architecture, design, and integration * Front-end RTL design and ... UNAVAILABLEEmployment Type: FULL_TIME
Senior Principal Engineer Digital ASIC Design/Manager
San Diego, CA · On-site
$214K - $348K/yr
Hire and manage full-time employees or contractors to support projects. * Participate in RFIC ... Perform RTL design, synthesis, LINT, RDC/CDC, LEC, timing constraint development, static timing ...
Senior Principal Engineer Digital ASIC Design/Manager
San Diego, CA · On-site
$214K - $348K/yr
Hire and manage full-time employees or contractors to support projects. * Participate in RFIC ... Perform RTL design, synthesis, LINT, RDC/CDC, LEC, timing constraint development, static timing ...
Full Time Rtl Design information
What is the difference between Full Time Rtl Design vs Full Time Digital IC Design?
| Aspect | Full Time Rtl Design | Full Time Digital IC Design |
|---|---|---|
| Credentials | Bachelor's in Electrical Engineering or Computer Engineering | Bachelor's or higher in Electrical Engineering or related field |
| Work Environment | Design teams, semiconductor companies, EDA tool usage | Integrated circuit design teams, semiconductor industry, EDA tools |
| Industry Usage | Primarily in digital hardware development |
Full Time Rtl Design focuses on creating register transfer level code for digital circuits, often as part of a larger IC design process. Full Time Digital IC Design encompasses a broader scope, including RTL design, logic synthesis, and physical implementation. While RTL Design is a key component, Digital IC Design involves additional stages of the chip development process.
Full-time
Posted 25 days ago
Google rating
8.7
Based on 91 frontline employees who took The Breakroom Quiz
36th of 183 rated software companies
Job description
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 8 years of experience with custom silicon design (SoCs, ASICs, etc.).
- Experience with RTL (Register Transfer Level) design using Verilog or SystemVerilog.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- Experience interacting with software, architecture, and other cross-functional teams.
- Experience with a scripting language (e.g., Python or Perl).
- Experience applying engineering best practices (e.g., code review, testing, refactoring).
- Knowledge of processor design, accelerators, or memory hierarchies and machine learning algorithms.
- Knowledge of high performance and low power design techniques.
About the job
In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving team behind Google's groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
The US base salary range for this full-time position is $163,000-$237,000 bonus equity benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities
- Understand the overall application of the chip, proposing and developing improvements in overall design.
- Design and document one or more blocks of an ASIC, including functionality and timing.
- Work closely with Software teams on functionality, interfaces, and documentation.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy .
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form .
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
About Google
Sourced by ZipRecruiter
Industry
Software development and technology, communication and media
Company size
10,000+ Employees
Headquarters location
Mountain View, CA, US