ZipRecruiter

Log In

2

Full Time Physical Verification Engineer Jobs (NOW HIRING)

Altera

Design Verification Engineer

San Jose, CA

$159.40K - $194.60K/yr

About the Role We are seeking a highly experienced Design Verification Engineer to join Altera ... physical design teams. Salary Range The pay range below is for Bay Area California only. Actual ...

Mirafra Technology

Design Verification Engineer

San Diego, CA

$144.40K - $176.20K/yr

Design Verification Engineer Job Type : Full time Location : San Diego And Bay Area : Strong verification skills: test planning, problem solving, debug, adversarial testing. Multimedia Camera Image ...

CivicMinds, Inc.

Physical Design Engineer

San Diego, CA · On-site

$145.90K - $150.20K/yr

Physical Verification, Conformal Low Power (CLP), IR drop analysis, and Formal Verification * Programming and scripting skills (Tcl, perl and/or C) * Clock tree analysis and optimization * Strong ...

Intel

CPU Verification Engineer

Hillsboro, OR

$148.10K/yr

Who You Are Join Intel's Silicon Engineering Group as a CPU Design Verification Engineer, where you ... Working alongside world-class CPU architects, RTL designers, and physical design teams, you will ...

Intel

CPU Verification Engineer

Austin, TX

$134.80K/yr

Who You Are Join Intel's Silicon Engineering Group as a CPU Design Verification Engineer, where you ... Working alongside world-class CPU architects, RTL designers, and physical design teams, you will ...

Intel Corporation

CPU Verification Engineer

Austin, TX · On-site

$134.80K/yr

Who You Are Join Intel's Silicon Engineering Group as a CPU Design Verification Engineer, where you ... Working alongside world-class CPU architects, RTL designers, and physical design teams, you will ...

TSMC

Physical Design Verification Lead (7264)

San Jose, CA · On-site

$155.70K - $160.30K/yr

Collaborate closely with the STA team to implement Engineering Change Orders (ECOs) for critical ... Ability and willingness to work full-time at a customer site located in the South Bay area.

Ambarella

$130K - $150K/yr

We are seeking a talented and motivated Verification Engineer to join our cutting-edge ... The successful candidate will have the opportunity to convert to a full-time regular position. We ...

next page

Showing results 1-20

People also search for

All JobsFull Time Physical Verification Engineer Jobs

Full Time Physical Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do full time physical verification engineer jobs pay per year?

As of May 31, 2026, the average yearly pay for full time physical verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Full Time Physical Verification Engineer, and why are they important?

To thrive as a Full Time Physical Verification Engineer, you need expertise in VLSI design, semiconductor physics, and a degree in electrical or electronics engineering. Familiarity with EDA tools such as Cadence, Synopsys, or Mentor Graphics, along with knowledge of DRC, LVS, and parasitic extraction checks, is essential. Strong problem-solving skills, attention to detail, and effective communication help engineers collaborate with design teams and resolve complex verification issues. These skills ensure the accuracy and manufacturability of integrated circuit designs, which is critical for successful chip production.

What are some common challenges faced by Full Time Physical Verification Engineers, and how can they be addressed?

Full Time Physical Verification Engineers often encounter challenges such as managing tight project deadlines, debugging complex design rule violations, and ensuring seamless communication with design and layout teams. Staying updated with the latest verification tools and methodologies is essential to efficiently identify and resolve errors. Proactive collaboration and regular cross-team meetings can help address misunderstandings early, while leveraging automation scripts can reduce repetitive tasks and improve accuracy. Continuous learning and seeking feedback from peers are effective strategies to overcome these challenges.

What does a Full Time Physical Verification Engineer do?

A Full Time Physical Verification Engineer is responsible for ensuring that integrated circuit (IC) designs meet all manufacturing requirements before production. Their main tasks include running design rule checks (DRC), layout versus schematic (LVS) checks, and electrical rule checks (ERC) to verify that the physical layout matches the intended circuit and adheres to foundry specifications. They work closely with design, layout, and fabrication teams to identify and resolve any issues that could affect chip functionality or yield. Attention to detail and proficiency with electronic design automation (EDA) tools are essential for this role.

What is the difference between Full Time Physical Verification Engineer vs Physical Design Engineer?

AspectFull Time Physical Verification EngineerPhysical Design Engineer
Primary RoleVerifies physical layouts for manufacturability and design rule complianceCreates and optimizes physical layouts for chip design
Skills & CertificationsKnowledge of DRC, LVS, parasitic extraction; familiarity with EDA toolsExperience with placement, routing, and physical implementation tools
Work EnvironmentDesign verification teams in semiconductor or chip design companiesPhysical implementation teams in IC design firms

While both roles focus on physical aspects of chip design, the Full Time Physical Verification Engineer primarily verifies layouts for correctness, whereas the Physical Design Engineer focuses on creating and optimizing the physical layout. Both roles require similar technical skills and often collaborate closely during the chip development process.

More about Full Time Physical Verification Engineer jobs
What cities are hiring for Full Time Physical Verification Engineer jobs? Cities with the most Full Time Physical Verification Engineer job openings:
What are the most commonly searched types of Physical Verification Engineer jobs? The most popular types of Physical Verification Engineer jobs are:
What states have the most Full Time Physical Verification Engineer jobs? States with the most job openings for Full Time Physical Verification Engineer jobs include:
What job categories do people searching Full Time Physical Verification Engineer jobs look for? The top searched job categories for Full Time Physical Verification Engineer jobs are:
Full Time Physical Verification Engineer jobs near you
Infographic showing various Full Time Physical Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 16% Full Time, 75% Part Time, 3% Temporary, and 6% Contract. Highlights an 81% Physical, 6% Hybrid, and 13% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.
Sr Design Verification Engineer (Austin TX - Onsite)

Sr Design Verification Engineer (Austin TX - Onsite)

Encore Semi, Inc.

Austin, TX • Hybrid

$150K - $165K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Posted 5 days ago

Job description

Sr Design Verification Engineer (Remote)
Full-time: Salary + Benefits + Bonuses / Contractor
Work Status:  US citizen or Lawful Permanent Resident.
Location: Austin TX
Digital ASIC Verification Engineer
We are looking for an experienced Digital ASIC Verification Engineer to verify complex digital systems, including ARM-based CPUs and DSP blocks. You will own the full verification lifecycle, from test planning to coverage closure using SystemVerilog and UVM.
Responsibilities
  • Develop UVM/SystemVerilog testbenches for block and system-level verification
  • Create and execute test plans; drive functional and code coverage closure
  • Automate test generation and regressions using Python and MATLAB
  • Support pre-silicon verification and post-silicon bring-up
  • Collaborate across teams to ensure design quality and integrity

Qualifications
  • 10+ years of ASIC verification experience
  • Strong skills in SystemVerilog, UVM, and constrained random verification
  • Familiarity with ARM/CPU architecture and OOP concepts
  • Proficiency in Python scripting (MATLAB a plus)
  • Bachelors in EE/CS/CE (Master’s preferred)

The anticipated annual base salary for this position is between $150,000 to $165,000, which also includes a comprehensive benefits package.
Full-Time Benefits:
• 15 days of PTO per calendar year
• 10 paid Holidays per calendar year
• Comprehensive Medical Benefits: Company covers 80% of premiums for Employee and Dependents
• Dental & Vision: Company covers 50% of premiums for Employee and Dependents
• Voluntary Benefits: Life Insurance, FSA (Health and Dependent, Limited Purpose), HAS, and Gap Insurance
• Employee Assistant Program (EAP)
• 401k - Traditional & Roth
• Life/AD&D and Long-Term Disability
• Tuition reimbursement
Equal Opportunity Policy Statement
Encore Semi, Inc. is an Equal Opportunity Employer that does not discriminate on the basis of actual or perceived race, religion, creed, color, age, sex, sexual orientation, gender, gender identity or expression, national origin, genetics, ancestry, marital status, civil union status, medical condition, disability (mental and physical), military and veteran status, pregnancy, childbirth and related medical conditions, or any other characteristic protected by applicable federal, state, or local laws and ordinances.
Encore Semi is also committed to compliance with all fair employment practices regarding citizenship and immigration status.
LinkedIn :: https://www.linkedin.com/in/rtl2gds/