ZipRecruiter

Log In

2

Full Time Physical Verification Engineer Jobs (NOW HIRING)

Danaher

Verification Engineer

Chaska, MN · On-site

$35 - $37/hr

The Verification Engineer is responsible for all verification and validation activities for the ... Physical/Environment Requirements: * Up to 10% global travel required It would be a plus if you ...

Scadea Solutions Inc

Design verification Engineer

Allentown, PA · On-site

$134.20K - $163.80K/yr

Role- Design verification Engineer Location - Allentown, PA Duration - Full-time Visa Status - US Citizen / Green Card Description: As a design verification engineer, you will be responsible for ...

Danaher

Verification Engineer

Chaska, MN · On-site

$35 - $37/hr

The Verification Engineer is responsibleforallverificationand validationactivities forthe ... Physical/Environment Requirements: * Up to 10% global travel required It would be a plus if you ...

next page

Showing results 1-20

People also search for

All JobsFull Time Physical Verification Engineer Jobs

Full Time Physical Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do full time physical verification engineer jobs pay per year?

As of May 31, 2026, the average yearly pay for full time physical verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Full Time Physical Verification Engineer, and why are they important?

To thrive as a Full Time Physical Verification Engineer, you need expertise in VLSI design, semiconductor physics, and a degree in electrical or electronics engineering. Familiarity with EDA tools such as Cadence, Synopsys, or Mentor Graphics, along with knowledge of DRC, LVS, and parasitic extraction checks, is essential. Strong problem-solving skills, attention to detail, and effective communication help engineers collaborate with design teams and resolve complex verification issues. These skills ensure the accuracy and manufacturability of integrated circuit designs, which is critical for successful chip production.

What are some common challenges faced by Full Time Physical Verification Engineers, and how can they be addressed?

Full Time Physical Verification Engineers often encounter challenges such as managing tight project deadlines, debugging complex design rule violations, and ensuring seamless communication with design and layout teams. Staying updated with the latest verification tools and methodologies is essential to efficiently identify and resolve errors. Proactive collaboration and regular cross-team meetings can help address misunderstandings early, while leveraging automation scripts can reduce repetitive tasks and improve accuracy. Continuous learning and seeking feedback from peers are effective strategies to overcome these challenges.

What does a Full Time Physical Verification Engineer do?

A Full Time Physical Verification Engineer is responsible for ensuring that integrated circuit (IC) designs meet all manufacturing requirements before production. Their main tasks include running design rule checks (DRC), layout versus schematic (LVS) checks, and electrical rule checks (ERC) to verify that the physical layout matches the intended circuit and adheres to foundry specifications. They work closely with design, layout, and fabrication teams to identify and resolve any issues that could affect chip functionality or yield. Attention to detail and proficiency with electronic design automation (EDA) tools are essential for this role.

What is the difference between Full Time Physical Verification Engineer vs Physical Design Engineer?

AspectFull Time Physical Verification EngineerPhysical Design Engineer
Primary RoleVerifies physical layouts for manufacturability and design rule complianceCreates and optimizes physical layouts for chip design
Skills & CertificationsKnowledge of DRC, LVS, parasitic extraction; familiarity with EDA toolsExperience with placement, routing, and physical implementation tools
Work EnvironmentDesign verification teams in semiconductor or chip design companiesPhysical implementation teams in IC design firms

While both roles focus on physical aspects of chip design, the Full Time Physical Verification Engineer primarily verifies layouts for correctness, whereas the Physical Design Engineer focuses on creating and optimizing the physical layout. Both roles require similar technical skills and often collaborate closely during the chip development process.

More about Full Time Physical Verification Engineer jobs
What cities are hiring for Full Time Physical Verification Engineer jobs? Cities with the most Full Time Physical Verification Engineer job openings:
What are the most commonly searched types of Physical Verification Engineer jobs? The most popular types of Physical Verification Engineer jobs are:
What states have the most Full Time Physical Verification Engineer jobs? States with the most job openings for Full Time Physical Verification Engineer jobs include:
What job categories do people searching Full Time Physical Verification Engineer jobs look for? The top searched job categories for Full Time Physical Verification Engineer jobs are:
Full Time Physical Verification Engineer jobs near you
Infographic showing various Full Time Physical Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 16% Full Time, 75% Part Time, 3% Temporary, and 6% Contract. Highlights an 81% Physical, 6% Hybrid, and 13% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

Design Verification Engineer

Futran Tech Solutions Pvt. Ltd.

Milpitas, CA • On-site

$155K - $189.20K/yr

Full-time

Posted 27 days ago

Job description

Position: Design Verification Engineer
Location: Milpitas, CA
Contract Type: Contract & Fulltime
Senior ASIC Verification Engineer
We are seeking experienced Senior Verification Engineers to join our rapidly expanding team, driving breakthrough innovations in cloud and data center infrastructure across both storage and computing.
If you are passionate about cutting-edge technology, thrive in fast-paced environments, and want to help shape the next generation of enterprise solutions, we'd love to hear from you.
Responsibilities
  • Collaborate closely with design teams to review and understand specifications, architectures, and micro-architectures.
  • Define comprehensive test plans and verification strategies.
  • Develop block-level and chip-level verification environments.
  • Generate and analyze functional and code coverage metrics.
  • Execute regressions, debug, and triage failures in simulation environments.
  • Validate features and partner with software teams to debug issues in the lab.

Requirements
  • BSEE with 7+ years or MSEE with 5+ years of relevant experience.
  • Advanced knowledge of ASIC/FPGA verification flows, including simulation, testbench development, and post-silicon validation.
  • Strong expertise in SystemVerilog and Verilog.
  • Hands-on experience developing testbenches using UVM, OVM, or VMM methodologies.
  • Proficiency in C/C++ programming.
  • Scripting experience with Python or Perl.
  • Familiarity with industry-standard high-speed protocols (PCI Express, DDR, NAND Flash, etc.) is highly desirable.
  • Background in computer storage and networking is a plus.
  • Excellent communication skills, teamwork mindset, and the ability to take on diverse technical challenges.

Apply