ZipRecruiter

Log In

2

Full Time Physical Verification Engineer Jobs (NOW HIRING)

next page

Showing results 1-20

All JobsPhysical Verification Engineer JobsFull Time Physical Verification Engineer Jobs

Full Time Physical Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do full time physical verification engineer jobs pay per year?

As of Jul 9, 2026, the average yearly pay for full time physical verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What engineer makes $500,000 a year?

A full-time physical verification engineer typically does not earn $500,000 annually. High salaries in engineering fields are often associated with executive roles, specialized consulting, or senior positions in high-demand industries, but such compensation levels are uncommon for standard engineering roles. Achieving this income may require extensive experience, advanced certifications, or leadership responsibilities in large organizations.

Are verification engineers in demand?

Verification engineers are in high demand across industries such as semiconductor, electronics, and embedded systems, as companies prioritize ensuring product quality and functionality. Skills in hardware description languages like VHDL or Verilog, along with experience in simulation tools, enhance employability in this field.

What is the difference between Full Time Physical Verification Engineer vs Physical Design Engineer?

AspectFull Time Physical Verification EngineerPhysical Design Engineer
Primary RoleVerifies physical layouts for manufacturability and design rule complianceCreates and optimizes physical layouts for chip design
Skills & CertificationsKnowledge of DRC, LVS, parasitic extraction; familiarity with EDA toolsExperience with placement, routing, and physical implementation tools
Work EnvironmentDesign verification teams in semiconductor or chip design companiesPhysical implementation teams in IC design firms

While both roles focus on physical aspects of chip design, the Full Time Physical Verification Engineer primarily verifies layouts for correctness, whereas the Physical Design Engineer focuses on creating and optimizing the physical layout. Both roles require similar technical skills and often collaborate closely during the chip development process.

What engineers make $300,000 a year?

Senior engineers in specialized fields such as software engineering, data engineering, and hardware engineering can earn $300,000 or more annually, especially with extensive experience, advanced skills, and in high-demand industries like technology or finance. Executive or lead engineering roles often have compensation packages that reach or exceed this level, including bonuses and stock options.

How much does a verification engineer make in the US?

A full-time verification engineer in the US typically earns between $80,000 and $130,000 annually, depending on experience, location, and industry. Entry-level positions may start around $70,000, while senior roles with specialized skills and certifications can exceed $150,000.

What does a Full Time Physical Verification Engineer do?

A Full Time Physical Verification Engineer is responsible for ensuring that integrated circuit (IC) designs meet all manufacturing requirements before production. Their main tasks include running design rule checks (DRC), layout versus schematic (LVS) checks, and electrical rule checks (ERC) to verify that the physical layout matches the intended circuit and adheres to foundry specifications. They work closely with design, layout, and fabrication teams to identify and resolve any issues that could affect chip functionality or yield. Attention to detail and proficiency with electronic design automation (EDA) tools are essential for this role.

What are some common challenges faced by Full Time Physical Verification Engineers, and how can they be addressed?

Full Time Physical Verification Engineers often encounter challenges such as managing tight project deadlines, debugging complex design rule violations, and ensuring seamless communication with design and layout teams. Staying updated with the latest verification tools and methodologies is essential to efficiently identify and resolve errors. Proactive collaboration and regular cross-team meetings can help address misunderstandings early, while leveraging automation scripts can reduce repetitive tasks and improve accuracy. Continuous learning and seeking feedback from peers are effective strategies to overcome these challenges.

What are the key skills and qualifications needed to thrive as a Full Time Physical Verification Engineer, and why are they important?

To thrive as a Full Time Physical Verification Engineer, you need expertise in VLSI design, semiconductor physics, and a degree in electrical or electronics engineering. Familiarity with EDA tools such as Cadence, Synopsys, or Mentor Graphics, along with knowledge of DRC, LVS, and parasitic extraction checks, is essential. Strong problem-solving skills, attention to detail, and effective communication help engineers collaborate with design teams and resolve complex verification issues. These skills ensure the accuracy and manufacturability of integrated circuit designs, which is critical for successful chip production.
More about Full Time Physical Verification Engineer jobs
What are the most commonly searched types of Physical Verification Engineer jobs? The most popular types of Physical Verification Engineer jobs are:
What states have the most Full Time Physical Verification Engineer jobs? States with the most job openings for Full Time Physical Verification Engineer jobs include:
What job categories do people searching Full Time Physical Verification Engineer jobs look for? The top searched job categories for Full Time Physical Verification Engineer jobs are:
Full Time Physical Verification Engineer jobs near you
Infographic showing various Full Time Physical Verification Engineer job openings in the United States as of July 2026, with employment types broken down into 95% Full Time, 2% Part Time, and 3% Contract. Highlights an 87% Physical, 4% Hybrid, and 9% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.
Verification Engineer

Verification Engineer

Advanced Micro Devices, Inc

San Jose, CA • Hybrid

$159K/yr

Full-time

Re-posted yesterday

Advanced Micro Devices rating

8.4

Company rating: 8.4 out of 10

Based on 7 frontline employees who took The Breakroom Quiz

23rd of 141 rated electronics manufacturers

Job description


WHAT YOU DO AT AMD CHANGES EVERYTHING 

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.  



THE ROLE: 

As a verification engineer in the AECG Group, you will help bring to life cutting-edge FPGA, ASICs for variety of target customers.As a member of the front-end design/integration team, you will work closely with the architecture, IP design, PD teams, and product engineers to achieve first pass silicon success.
THE PERSON:

You have a passion for modern, complex IP architectures, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 

KEY RESPONSIBLITIES:

  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified 
  • Develop test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Code IP or SS level UVM based testbenches, verification components - monitors, scoreboard, checkers
  • Build the directed and random verification tests 
  • Run regressions, debug test failures towards ensuring high design functional, performance and implementation quality 

PREFERRED EXPERIENCE:

  • Proficient in IP level ASIC verification 
  • Expert in Verilog, System Verilog, Object Oriented programming
  • Developing UVM based verification frameworks and testbenches, 
  • Scripting and automation of verification processes and flows 
  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
  • Good Computer Architecture, systems knowledge
  • Comfortable in python / perl and editing / maintaining scripts
  • Exposure to leadership or mentorship is an asset 
  • Experience working in a team environment through the ASIC Project lifecycle from Planning to Tape Out
  • Experience with PCIe, CXL, NVMe or ethernet protocols
  • Strong communication skills and the ability to work independently as well as in a cross-site team environment

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in computer engineering/Electrical Engineering 

LOCATION: 

  • San Jose, CA, OR  San Diego, CA OR Austin, TX OR Longmont, CO  

This role is not eligible for visa sponsorship.

#LI-EV1

#LI-HYBRID



Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.

Qualifications:

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

 

This posting is for an existing vacancy.

Education:UNAVAILABLEEmployment Type: FULL_TIME

What Advanced Micro Devices employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply