ZipRecruiter

Log In

1

Chip Architect Jobs (NOW HIRING)

Astera Labs

Chip Lead, Senior Director

San Jose, CA · On-site

This is an executive technical leadership role where you will connect architecture, design ... Drive chip development execution from RTL to GDSII, ensuring architecture, implementation, and ...

Altera

Clocking Architect

San Jose, CA

$76 - $99.50/hr

Clocking Architecture & Full-Chip Strategy * Own and drive the complete clocking architecture for Altera's FPGA/SoC devices, including clock tree topology, domain partitioning, frequency planning ...

Apple

GPU Benchmark Analysis Architect

Cupertino, CA · On-site

$206K/yr

You'll collaborate with engineers across Apple to design how all of our technologies work in unison, drive development of our renowned system-on-a-chip architecture and develop forward-looking ...

Advanced Micro Devices, Inc

SoC Architect

San Jose, CA · On-site

$175K/yr

As a SoC Architect you will help drive new architecture initiatives that leverage the ... Knowledge of bridging and ordering rule enforcement between on-chip protocols such as AXI, and off ...

Tensordyne

Principal ASIC Architect

Sunnyvale, CA · On-site +1

Analyze technical needs, propose chip design solutions, create detailed design specifications, lead architectural modeling and establish ASIC development milestones to ensure that the final product ...

Tensordyne

Principal ASIC Architect

Sunnyvale, CA · On-site

Analyze technical needs, propose chip design solutions, create detailed design specifications, lead architectural modeling and establish ASIC development milestones to ensure that the final product ...

Normal Computing

Technical Recruiter, ASICs

Palo Alto, CA · On-site

$150K - $195K/yr

EDA software, AI silicon, and custom ASIC development - you can hold a credible intake conversation with a chip architect * Advanced fluency in Ashby (or comparable ATS) for candidate tracking ...

TYLsemi

PMIC Architect

San Jose, CA · On-site

... on-chip thermal diodes, and oscillator / clock generation • Oversee integrated inductor ... the architecture level to validate rail counts, current targets, and transient profiles • ...

QCi

... architectural development of quantum and artificial intelligence (AI) computational structures ... chip-scale implementation. This role focuses on translating advanced quantum and AI concepts into ...

next page

Showing results 1-20

All JobsChip Architect Jobs

Chip Architect information

See salary details

$46.5K

$128.8K

$201.5K

How much do chip architect jobs pay per year?

As of Jul 22, 2026, the average yearly pay for chip architect in the United States is $128,756.00, according to ZipRecruiter salary data. Most workers in this role earn between $91,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are some common challenges faced by Chip Architects when translating system requirements into chip designs?

Chip Architects often face the challenge of balancing performance, power consumption, and cost constraints while translating high-level system requirements into detailed chip architectures. They must ensure that their designs can be efficiently implemented in silicon, taking into account factors like manufacturability, scalability, and integration with existing hardware and software. Collaborating closely with cross-functional teams—such as hardware, software, and verification engineers—is essential to address issues early and ensure alignment throughout the development process. Staying updated with rapidly evolving semiconductor technologies and industry standards is also a key part of overcoming these challenges.

What does a chip architect do?

A chip architect designs the overall structure and specifications of integrated circuits, focusing on optimizing performance, power consumption, and area. They collaborate with hardware engineers and use tools like CAD software to develop chip architectures that meet specific requirements, often requiring knowledge of digital design and semiconductor technology.

What is the highest paid architect job?

The highest paid architect roles are typically senior or lead positions such as Chief Architect or Principal Architect, often found in large technology companies or specialized industries like semiconductor design. These roles require extensive experience, advanced technical skills, and often involve overseeing complex projects and teams, with salaries reaching into the high six or seven figures annually.

What is the difference between Chip Architect vs Hardware Design Engineer?

AspectChip ArchitectHardware Design Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; experience in chip design and architectureBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; focus on circuit design and implementation
Work EnvironmentDesign teams, R&D labs, collaborative project settingsDesign labs, testing facilities, manufacturing environments
Employer & Industry UsageSemiconductor companies, tech firms, integrated circuit manufacturersElectronics companies, semiconductor firms, hardware development labs

The main difference is that a Chip Architect focuses on designing the overall architecture and high-level specifications of chips, while a Hardware Design Engineer concentrates on implementing circuit designs based on specifications. Both roles require electrical engineering expertise, but the Chip Architect is more involved in conceptual and architectural decisions, whereas the Hardware Design Engineer handles detailed circuit development and testing.

How much do chip architects make?

Chip architects typically earn between $100,000 and $180,000 annually, depending on experience, location, and industry. Senior roles or those with specialized skills in hardware design and system architecture can earn higher salaries, often exceeding $200,000 with bonuses and benefits.

What are the key skills and qualifications needed to thrive as a Chip Architect, and why are they important?

To thrive as a Chip Architect, you need deep expertise in computer architecture, digital circuit design, and strong analytical skills, usually supported by an advanced degree in electrical engineering or a related field. Familiarity with hardware description languages (like Verilog or VHDL), EDA tools, and simulation platforms is essential, along with knowledge of industry-standard protocols. Strong problem-solving abilities, effective communication, and leadership skills set outstanding chip architects apart when collaborating across multidisciplinary teams. These competencies are crucial for designing efficient, innovative chips that meet performance, power, and cost requirements in a highly competitive technology industry.

What engineer makes $500,000 a year?

Senior chip architects or lead hardware engineers in the semiconductor industry can earn $500,000 or more annually, especially with extensive experience, advanced skills in VLSI design, and working at major technology companies. High compensation often includes bonuses, stock options, and other incentives.
More about Chip Architect jobs
What cities are hiring for Chip Architect jobs? Cities with the most Chip Architect job openings:
What states have the most Chip Architect jobs? States with the most job openings for Chip Architect jobs include:
What job categories do people searching Chip Architect jobs look for? The top searched job categories for Chip Architect jobs are:
Chip Architect jobs near you
Infographic showing various Chip Architect job openings in the United States as of July 2026, with employment types broken down into 95% Full Time, 1% Part Time, and 4% Contract. Highlights an 81% Physical, 5% Hybrid, and 14% Remote job distribution, with an average salary of $128,756 per year, or $61.9 per hour.
Chip Lead, Senior Director

Chip Lead, Senior Director

Astera Labs

San Jose, CA • On-site

Full-time

Re-posted 13 days ago

Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company's custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Astera Labs is seeking an Senior Director OR Associate Vice President, Product Technical Lead (Chip Lead) to drive the end-to-end success of our next-generation UALink switching products in San Jose. This is an executive technical leadership role where you will connect architecture, design, validation, firmware, systems, and operations to ensure clarity, alignment, and predictable execution across the full product lifecycle.
As the technical integrator for the product line, you will lead through influence and cross-functional authority, working on cutting-edge UALink, UCIe, and PCIe Gen6/Gen7 technologies that power the largest AI clusters in the world. You'll be the central technical voice ensuring our switching products scale with Astera's hyper-growth while delivering world-class silicon to customers enabling rack-scale AI and hyperscale data centers.
Location - San Jose, CA OR Israel
Key Responsibilities
  • Product Technical Ownership
  • Own the full technical lifecycle of the product line-architecture assumptions, design integration, validation strategy, readiness, and customer enablement
  • Drive chip development execution from RTL to GDSII, ensuring architecture, implementation, and tapeout milestones are met
  • Lead development of large-scale chips (300-400mm²) utilizing 2.5D/3D advanced packaging technologies and chiplet-based architectures
  • Reduce ambiguity by translating product requirements into clear priorities, tradeoffs, and execution paths
  • Own the Chip Tapeout and Chip signoff with full responsibility on Chip Quality.
  • Cross-Functional Technical Leadership
  • Anticipate challenges early, drive alignment across all engineering functions, ensuring risks, dependencies, and decisions are surfaced and resolved at the earliest
  • Partner with design verification teams to define coverage goals, regression strategies, and sign-off criteria
  • Collaborate with DFT teams on test architecture, scan insertion, BIST, and manufacturing test strategies
  • Work closely with physical design teams on timing closure, power optimization, and backend execution
  • Process Excellence & Organizational Development
  • Establish and reinforce scalable processes, documentation, and handoffs that support company growth
  • Provide structured, data-driven decision-making and maintain a crisp operational cadence across the product line
  • Transform conflicts to foster a culture of ownership over ego, mentoring and elevating teams while strengthening technical judgment, accountability, and cross-functional collaboration
  • Model steady, calm leadership, particularly in high-stakes or ambiguous situations
  • Shape engineering culture and talent strategy to support Astera's rapid growth trajectory

Basic Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
  • 15+ years of experience across architecture, silicon design, validation, systems, or related domains
  • Proven track record of developing large-scale chips (300mm²+) through successful tapeout
  • Hands-on experience with 2.5D and 3D advanced packaging technologies and chiplet-based architectures
  • Strong understanding of RTL design, design verification, DFT, and physical design flows
  • Experience with high-speed serial interfaces such as PCIe, Ethernet, or switching architectures
  • Demonstrated executive leadership of cross-functional technical programs with end-to-end product cycle ownership
  • Strong communication and executive presence with the ability to influence at all levels of the organization

Preferred Qualifications
  • Master's degree in Electrical Engineering or Computer Engineering
  • Experience with UALink, UCIe, PCIe Gen5/Gen6/Gen7, or Ethernet switching architectures
  • Experience with advanced process nodes (7nm, 5nm, or below)
  • Background in power management, clocking architectures, or high-speed analog integration
  • Experience operating in fast-growing startups or hyper-scale environments

Key Leadership Competencies
  • Systems Thinking: See the big picture while managing details
  • Emotional Intelligence: Calm under pressure, empathetic, and influential
  • Adaptability: Thrive in ambiguity and fast-changing environments
  • Execution Discipline: Deliver predictable results without sacrificing innovation

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Apply