ZipRecruiter

Log In

1

Asic Verification Manager Jobs in Oregon (NOW HIRING)

Rambus.com

PE Logic Design

Hillsboro, OR · On-site

$150 - $200/hr

Collaborate closely withverificationteam to shape test plans and improve verification coverage ... Solid communication and project management skills * 10+ years of logic design experience(ASIC/FPGA ...

Intel

Neuromorphic Front-End Silicon Lead

Hillsboro, OR · On-site

$220K - $311K/yr

... to manage both the design and verification of our neuromorphic chiplets and IP. This principal ... modern ASIC flows (synthesis, timing closure, CDC/RDC, formal, DFV). 3+ years leading silicon ...

New

Nvidia

Senior Silicon Validation Engineer

OR · On-site +1

... Manage the validation of chip features and lead debug of observations on Silicon. Work multi-functionally with ASIC, SW, System, Characterization and ATE teams to accomplish your tasks. What we need ...

previous page

Showing results 41-53

All JobsAsic Verification JobsAsic Verification Manager JobsAsic Verification Manager Jobs in Oregon

Asic Verification Manager information

See Oregon salary details

$26.9K

$144K

$218.9K

How much do asic verification manager jobs pay per year?

As of Sep 7, 2026, the average yearly pay for asic verification manager in Oregon is $143,998.00, according to ZipRecruiter salary data. Most workers in this role earn between $94,753.00 and $189,507.00 per year, depending on experience, location, and employer.

What does an Asic Verification Manager do?

An ASIC Verification Manager leads a team responsible for verifying the functionality and performance of ASIC designs before production. They develop verification strategies, oversee testbench creation, and ensure compliance with design specifications. Their role includes managing project timelines, collaborating with design and software teams, and improving verification methodologies. Strong leadership, technical expertise in verification tools, and experience in UVM and SystemVerilog are essential for success in this role.

What are some of the primary challenges faced by Asic Verification Managers in their daily work?

ASIC Verification Managers often navigate the complexities of verifying highly integrated, feature-rich designs under tight development timelines. They manage large teams of engineers, coordinate cross-functional communication with design, physical implementation, and firmware groups, and are responsible for developing and executing comprehensive verification plans. Balancing resource allocation, ensuring thorough test coverage, and adapting to evolving project requirements are common challenges. Success in this role often depends on strong organizational skills, attention to technical detail, and the ability to anticipate and resolve verification bottlenecks promptly.

What are the key skills and qualifications needed to thrive in the Asic Verification Manager position, and why are they important?

To thrive as an ASIC Verification Manager, you need a deep understanding of digital design and verification methodologies, experience with hardware description languages (HDLs) such as Verilog or VHDL, and a degree in electrical engineering or a related field. Familiarity with verification tools like UVM, SystemVerilog, simulation environments, and code coverage analysis is typically required, along with knowledge of industry standards. Strong leadership, project management, effective communication, and team-building abilities help set top candidates apart. These skills and qualities are critical to ensuring thorough verification cycles, timely project delivery, and successful cross-functional team collaboration in complex semiconductor development projects.

What are popular job titles related to Asic Verification Manager jobs in Oregon?

For Asic Verification Manager jobs in Oregon, the most frequently searched job titles are:

What job categories do people searching Asic Verification Manager jobs in Oregon look for?

The top searched job categories for Asic Verification Manager jobs in Oregon are:

Asic Verification Manager jobs near you
Infographic showing various Asic Verification Manager job openings in Oregon as of August 2026, with employment types broken down into 87% Full Time, and 13% Contract. Highlights an 87% In-person, and 13% Remote job distribution, with an average salary of $143,998 per year, or $69.2 per hour.

Field Application Engineer - Tessent Design for Test (DFT)

Siemens AG

Wilsonville, OR • On-site

$100 - $125/hr

Other

Posted 19 days ago

Job description

Overview

Siemens EDA is a global technology leader in Electronic Design Automation software. Our software tools enable companies around the world to develop highly innovative electronic products faster and more cost‑effectively. Our customers use our tools to push the boundaries of technology and physics to deliver better products in the increasingly complex world of chip, board, and system design.

The primary purpose is working with sales and field technical team members to help lead, define, and implement the technical engagements that support sales campaigns.

Key Responsibilities
  • Drive products into customer projects through adoption by creating methodology and flows; this may include infrastructure and integration into a customer’s environment and the identification of pilot projects for tool use and the debugging and bring‑up of new methodologies and flows
  • Develop close relationships with customers through as many levels as possible to assess their technical and business requirements. Identify options for Siemens flows/solutions and develop technical sales plans
  • Uncover or qualify new opportunities, evaluate the technical viability of a lead, and strategize the opportunity clearly with the sales team
  • Share in a proactive manner account, evaluation, competitor, technology and other useful information with peers, sales teams, management and product divisions to help us compete more effectively
  • Provide technical leadership for assigned accounts
  • Other reasonable actions not named which are required by management or leadership
Job Qualifications
  • BSEE or BSCS required; MSEE desired
  • 8 to 12 years of experience as an Applications Engineer, ASIC Design Engineer or related field
  • Digital design experience and RTL coding with Verilog or VHDL or both
  • Proven track record of Design for Test for ASIC design
  • Demonstrated knowledge of TCL language and programming concepts
  • Command of Microsoft Office products
  • Ideal candidate has experience with Siemens Tessent DFT products
  • Simulation and verification expertise
  • Project management experience
  • Normal office environment
  • Experience with diagnosis driven yield analysis also desired
  • Great communication written and verbal; influencing, teamwork, and diplomacy skills
  • Demonstrable drive and commitment
  • Adaptability, dedication, persistence, and assertiveness
  • Marketing‑related knowledge
  • Understands basic sales tactics
  • Familiarity with business and financial terminology
  • High energy, effective presentation skills
  • Has a global perspective
  • Able to communicate at all levels of management both internally and at the customer
  • Problem‑solving skills
  • Self‑starter that can work independently of the team
  • Can apply company policies and procedures to resolve routine issues; works on problems of wide and undefined scope and brings scope to them
  • Follows standard practices and procedures in analyzing situations or data from which answers can be readily obtained
  • Willing to develop deep product knowledge for the Silicon Test Solutions products and has the competent technical skills to support the products

This position will be subject to U.S. export control requirements under the International Traffic in Arms Regulations (ITAR) and/or Export Administration Regulations (EAR). Employment is contingent on either verifying the U.S. Person status or obtaining any necessary export license.

Organization: Digital Industries

Job Type: Full‑time

Category: Sales

Req ID: 501645

Job Family: Software

#J-18808-Ljbffr

Apply