Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an ... We have the flexibility to manage our work and personal needs.We make bold moves, together, and are ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an ... We have the flexibility to manage our work and personal needs.We make bold moves, together, and are ...
ASIC Engineer 5, 5219
$98.12 - $107.21/hr
ASIC Engineer 5 Duties: * Oversees definition, design, verification, and documentation for ASIC ... Drive Power-domains, level-shifting, power-management requirement * Drive DFX requirement ...
Quick apply
ASIC Engineer 5, 5219
$98.12 - $107.21/hr
ASIC Engineer 5 Duties: * Oversees definition, design, verification, and documentation for ASIC ... Drive Power-domains, level-shifting, power-management requirement * Drive DFX requirement ...
Senior ASIC Program Manager
Sunnyvale, CA · Hybrid
$136K - $136K/yr
Senior ASIC Program Manager This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the ...
Senior ASIC Program Manager
Sunnyvale, CA · Hybrid
$136K - $136K/yr
Senior ASIC Program Manager This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the ...
Grow with us Top-Level Verification Manager, ASIC SoC Austin, Texas About the Team You'll be joining Ericsson Silicon - the team building the custom ASICs that power the world's most advanced 5G ...
Grow with us Top-Level Verification Manager, ASIC SoC Austin, Texas About the Team You'll be joining Ericsson Silicon - the team building the custom ASICs that power the world's most advanced 5G ...
Our group is developing Medtronic's next generation of Cardiac Rhythm Management (CRM) products ... ASIC physical design implementation: synthesis, Static Timing Analysis (STA), Place and Route (PAR ...
Our group is developing Medtronic's next generation of Cardiac Rhythm Management (CRM) products ... ASIC physical design implementation: synthesis, Static Timing Analysis (STA), Place and Route (PAR ...
Senior ASIC Program Manager
Sunnyvale, CA · Hybrid
$136K - $136K/yr
Senior ASIC Program Manager This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the ...
Senior ASIC Program Manager
Sunnyvale, CA · Hybrid
$136K - $136K/yr
Senior ASIC Program Manager This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the ...
Senior ASIC Program Manager
Sunnyvale, CA · Hybrid
$136K - $136K/yr
Senior ASIC Program Manager This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the ...
Senior ASIC Program Manager
Sunnyvale, CA · Hybrid
$136K - $136K/yr
Senior ASIC Program Manager This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an ... We have the flexibility to manage our work and personal needs.We make bold moves, together, and are ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an ... We have the flexibility to manage our work and personal needs.We make bold moves, together, and are ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an ... We have the flexibility to manage our work and personal needs.We make bold moves, together, and are ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an ... We have the flexibility to manage our work and personal needs.We make bold moves, together, and are ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an ... We have the flexibility to manage our work and personal needs.We make bold moves, together, and are ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an ... We have the flexibility to manage our work and personal needs.We make bold moves, together, and are ...
Senior ASIC Program Manager
Sunnyvale, CA · On-site
$136K - $136K/yr
Senior ASIC Program Manager This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the ...
Senior ASIC Program Manager
Sunnyvale, CA · On-site
$136K - $136K/yr
Senior ASIC Program Manager This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the ...
Manage and mentor electrical and computer engineers through knowledge transfer on technical ... ASIC designs * Willing to travel within the Continental United States (CONUS). Preferred ...
Manage and mentor electrical and computer engineers through knowledge transfer on technical ... ASIC designs * Willing to travel within the Continental United States (CONUS). Preferred ...
ASIC Design Leader
Crane, IN · On-site
... and tool chains to ASIC designs. * Maintain relationships with fabrication sites for ASICs ... Manage and mentor electrical and computer engineers through knowledge transfer on technical ...
ASIC Design Leader
Crane, IN · On-site
... and tool chains to ASIC designs. * Maintain relationships with fabrication sites for ASICs ... Manage and mentor electrical and computer engineers through knowledge transfer on technical ...
ASIC Backend Design Manager
Austin, TX · On-site
Backend Design Engineering Manager - ASIC SoC Austin, Texas About the Team You'll be joining Ericsson Silicon - the team designing and delivering the custom ASICs that sit at the heart of the world ...
ASIC Backend Design Manager
Austin, TX · On-site
Backend Design Engineering Manager - ASIC SoC Austin, Texas About the Team You'll be joining Ericsson Silicon - the team designing and delivering the custom ASICs that sit at the heart of the world ...
OR · On-site
$200K - $280K/yr
The Role We are seeking a Principal ASIC Package Design Engineer to lead advanced ASIC package ... management for power-dense ASICs. * Fluent in SI/PI and EM simulation tools such as SIWave, HFSS ...
Sr. Staff Engineer, ASIC Design
San Jose, CA · On-site
$180K - $223K/yr
Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data ... manage his or her own time to take projects to completion with limited supervision and guidance.
Sr. Staff Engineer, ASIC Design
San Jose, CA · On-site
$180K - $223K/yr
Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data ... manage his or her own time to take projects to completion with limited supervision and guidance.
The Amazon LEO team is looking for a Sr Technical Program Manager with experience in complex ASIC/SOC development of managing various phases of pre-silicon such as architecture, front end design, pre ...
The Amazon LEO team is looking for a Sr Technical Program Manager with experience in complex ASIC/SOC development of managing various phases of pre-silicon such as architecture, front end design, pre ...
The Amazon LEO team is looking for a Sr Technical Program Manager with experience in complex ASIC/SOC development of managing various phases of pre-silicon such as architecture, front end design, pre ...
The Amazon LEO team is looking for a Sr Technical Program Manager with experience in complex ASIC/SOC development of managing various phases of pre-silicon such as architecture, front end design, pre ...
Sr. Staff Engineer, ASIC Design
$170K - $223K/yr
Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data ... manage his or her own time to take projects to completion with limited supervision and guidance.
Sr. Staff Engineer, ASIC Design
$170K - $223K/yr
Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data ... manage his or her own time to take projects to completion with limited supervision and guidance.
Sr. Staff Engineer, ASIC Design
San Jose, CA · On-site
$180K - $223K/yr
Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data ... manage his or her own time to take projects to completion with limited supervision and guidance.
Sr. Staff Engineer, ASIC Design
San Jose, CA · On-site
$180K - $223K/yr
Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data ... manage his or her own time to take projects to completion with limited supervision and guidance.
Asic Manager information
See salary details
$11.78 - $14.95
11% of jobs
$16.63 is the 25th percentile. Wages below this are outliers.
$14.95 - $18.12
27% of jobs
The median wage is $20.14 / hr.
$18.12 - $21.28
19% of jobs
$21.28 - $24.45
11% of jobs
$27.13 is the 75th percentile. Wages above this are outliers.
$24.45 - $27.62
9% of jobs
$27.62 - $30.79
9% of jobs
$30.79 - $33.96
5% of jobs
$33.96 - $37.13
4% of jobs
$37.13 - $40.30
4% of jobs
$40.30 - $43.47
1% of jobs
$43.47 - $46.63
0% of jobs
$11
$24
$46
How much do asic manager jobs pay per hour?
What are the key skills and qualifications needed to thrive as an ASIC Manager, and why are they important?
What is an ASIC Manager?
What is the difference between Asic Manager vs Asic Engineer?
| Aspect | Asic Manager | Asic Engineer |
|---|---|---|
| Responsibilities | Oversees ASIC design projects, manages teams, coordinates with stakeholders | Designs, develops, and tests ASIC chips |
| Required Skills | Leadership, project management, ASIC design knowledge | Hardware description languages, circuit design, verification |
| Certifications | Typically none required, but PMP or management certifications helpful | ASIC design certifications or relevant technical training |
| Work Environment | Office-based, team management, project coordination | Design labs, engineering teams, hardware development |
The main difference between an Asic Manager and an Asic Engineer lies in their roles. The Asic Manager oversees projects and manages teams, focusing on coordination and leadership. In contrast, the Asic Engineer is hands-on, involved in designing and testing ASIC chips. Both roles require technical ASIC knowledge, but the Manager emphasizes leadership and project oversight, while the Engineer concentrates on technical design work.
What are the most common challenges ASIC Managers face when leading design teams, and how can they address them?

Full-time
Posted 13 days ago
Hewlett Packard Enterprise rating
8.3
Based on 23 frontline employees who took The Breakroom Quiz
31st of 139 rated electronics manufacturers
Job description
Who We Are:
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.
Job Description:
Individual contributor role responsible for testability solutions of ASICs, memory, and 2.5D SiPs for Juniper's product development and manufacturing. Includes both structured ATE-level test as well as system-level/mission-mode (functional) environments.
Roles
Responsible for developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in-Package) that supports high test coverage requirements of components and systems.
This role concentrates on Pre-P0 development and works between HW Eng development teams and Supplier Development Teams
Works closely with design teams to enable the DFT features in ASICs, validate on ATE, integrate in diagnostics, and implement in manufacturing tests
Development of innovative DFT IP in collaboration with cross-functional teams inside and outside the company
Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner sites
Engage in test standard working groups, such as IEEE 1149, 1687, P1838, JC-42 Solid State Memories
Trusted advisor on ASIC testability to Juniper teams including ASIC frontend, physical design, DFT, system software, diagnostics, hardware and manufacturing test teams. The influence occurs from the beginning (ASIC kick-off) to production release.
Key advocate recognizing and solving structural vs functional test coverage gaps, as well as weaving in new fault models for advanced semiconductor technology nodes
Demonstrated innovation via patents, published technical papers and conference presentations
Ownership of ASIC test requirements for ASIC MRDs, phase exit validation, advanced test mode development, fault coverage attainment, achievement of manufacturability objectives and continuous improvement
Voice of test authority with ASIC suppliers -- working closely with their product/test teams, quality, design engineering and technologists to correlate and eradicate ASIC failures in our systems with their wafer test, package test and BLCT-1. Able to independently solve NTF (No-Trouble-Found) supplier issues, via creating unique ATE-level tests to solve such issues, per strong knowledge of a chip's design.
Responsible for influencing supplier testing to implement Juniper-favorable manufacturability modes at their production test
Qualifications
Demonstrated Principal or Distinguished Engineer expertise
A minimum of 15+ years of experience in testability and DFT area for ASICs, memories, and 2.5D SiPs
Excellent knowledge of state-of-the-art DFT techniques in MBIST, IOBIST, LBIST, JTAG, scan/ATPG, and 1687
Strong working level experiences on ASIC DFT implementation, post-silicon validation, debug, and diagnostic integration
Exposure to various semiconductor test challenges and solutions for high-performance ASICs, TSV, HBM (High Bandwidth Memory) DRAM, 2.5D, and 3D ICs
Broad experiences with ASIC suppliers, IP/EDA vendors, 2.5D SiP ecosystems partners, and contract manufacturers
Excellent communication, collaboration and program management skill set. Able to independently influence others.
Education: BS, MS or PhD Electrical Engineering
What We Can Offer You:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
Let's Stay Connected:
Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.
Job:
EngineeringJob Level:
TCP_05"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.- United States of America: Annual Salary USD 153,500 - 291,500 in Massachusetts // 153,500 - 310,500 in California // 135,000 - 310,500 in Texas
The listed salary range reflects base salary. Variable incentives may also be offered."
Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
No Fees Notice & Recruitment Fraud Disclaimer
It has come to HPE's attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.
Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendorswill never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.
What Hewlett Packard Enterprise employees say
Pay
Hours and flexibility
Workplace
Get the full story on Breakroom
About Hewlett Packard Enterprise
Sourced by ZipRecruiter
Industry
It services
Company size
10,000+ Employees
Headquarters location
Spring, TX, US
Year founded
2015