... design, development and deployment of high performant agents' frameworks and tools. • Develop AI ... RTL quickly. • Excellent command of scripting using Python. • Excellent interpersonal skills ...
... design, development and deployment of high performant agents' frameworks and tools. • Develop AI ... RTL quickly. • Excellent command of scripting using Python. • Excellent interpersonal skills ...
Candidates with exposure to AI-for-chip-design initiatives or a strong understanding of modern ML ... Integrate seamlessly into customer pipelines across RTL, PD, and architectural stages. * Track ...
Quick apply
Candidates with exposure to AI-for-chip-design initiatives or a strong understanding of modern ML ... Integrate seamlessly into customer pipelines across RTL, PD, and architectural stages. * Track ...
More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a ... Good architecture and RTL design knowledge * Strong expertise in modern C++, compiler, build ...
More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a ... Good architecture and RTL design knowledge * Strong expertise in modern C++, compiler, build ...
Design and Verification Engineer
San Jose, CA · On-site
$150 - $350/hr
Founded by leading experts in AI and chip design, we work with top-20 semiconductor companies, major cloud providers, and next-generation hardware startups. Our AI-powered platform accelerates RTL ...
Design and Verification Engineer
San Jose, CA · On-site
$150 - $350/hr
Founded by leading experts in AI and chip design, we work with top-20 semiconductor companies, major cloud providers, and next-generation hardware startups. Our AI-powered platform accelerates RTL ...
Design and Verification Engineer
San Jose, CA · On-site
$350K/yr
Founded by leading experts in AI and chip design, we work with top-20 semiconductor companies, major cloud providers, and next-generation hardware startups. Our AI-powered platform accelerates RTL ...
Design and Verification Engineer
San Jose, CA · On-site
$350K/yr
Founded by leading experts in AI and chip design, we work with top-20 semiconductor companies, major cloud providers, and next-generation hardware startups. Our AI-powered platform accelerates RTL ...
Founding RTL Design Engineer (San Francisco)
San Francisco, CA · On-site
$180K - $250K/yr
... AI training environments that will scale hardware engineering knowledge. They say chip design never ... Has 4-10+ years of RTL design or verification experience using System Verilog and industry-standard ...
Founding RTL Design Engineer (San Francisco)
San Francisco, CA · On-site
$180K - $250K/yr
... AI training environments that will scale hardware engineering knowledge. They say chip design never ... Has 4-10+ years of RTL design or verification experience using System Verilog and industry-standard ...
AI Silicon Physical Design Engineer
Sunnyvale, CA · On-site
$150 - $250/hr
... RTL team and integrating these blocks seamlessly into the full-chip architecture. Skills ... Experience with the complete physical design flow. Knowledge of Synopsys tool suite is a plus.
AI Silicon Physical Design Engineer
Sunnyvale, CA · On-site
$150 - $250/hr
... RTL team and integrating these blocks seamlessly into the full-chip architecture. Skills ... Experience with the complete physical design flow. Knowledge of Synopsys tool suite is a plus.
More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a ... Good architecture and RTL design knowledge * Strong expertise in modern C++, compiler, build ...
More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a ... Good architecture and RTL design knowledge * Strong expertise in modern C++, compiler, build ...
Head of AI
$350K - $500K/yr
You should bring deep expertise in ML for chip design, as well as leadership experience in high ... Architect and deploy novel agent-based systems, including fine-tuning models for RTL Code ...
Quick apply
Head of AI
$350K - $500K/yr
You should bring deep expertise in ML for chip design, as well as leadership experience in high ... Architect and deploy novel agent-based systems, including fine-tuning models for RTL Code ...
Head of Hardware
$145K - $191K/yr
... AI-driven chip design in a fast-paced, cutting-edge environment. Key Responsibilities * Lead ... Oversee all hardware engineering efforts, setting the vision and strategy for RTL development and ...
Quick apply
Head of Hardware
$145K - $191K/yr
... AI-driven chip design in a fast-paced, cutting-edge environment. Key Responsibilities * Lead ... Oversee all hardware engineering efforts, setting the vision and strategy for RTL development and ...
Work with chip-design and software teams driving DensityAI's AI accelerator program from first ... RTL and PD flows Compensation Final offers depend on level, location, and skills relevant to the ...
Work with chip-design and software teams driving DensityAI's AI accelerator program from first ... RTL and PD flows Compensation Final offers depend on level, location, and skills relevant to the ...
... design, development and deployment of high performantagents'frameworks and tools. * Develop AI ... complex RTL quickly. * Excellent command of scripting using Python. * Excellent interpersonal ...
... design, development and deployment of high performantagents'frameworks and tools. * Develop AI ... complex RTL quickly. * Excellent command of scripting using Python. * Excellent interpersonal ...
Experience in RTL design (Verilog), verification (UVM, System Verilog), System-On-Chip design ... NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive ...
Experience in RTL design (Verilog), verification (UVM, System Verilog), System-On-Chip design ... NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive ...
... design, development and deployment of high performant agents' frameworks and tools. * Develop AI ... complex RTL quickly. * Excellent command of scripting using Python. * Excellent interpersonal ...
... design, development and deployment of high performant agents' frameworks and tools. * Develop AI ... complex RTL quickly. * Excellent command of scripting using Python. * Excellent interpersonal ...
Hardware Engineer, RTL
Palo Alto, CA · On-site
$140 - $180/hr
Experience at an AI chip company where design and verification were tightly coupled * Open-source RTL contributions to projects like Chipyard, OpenTitan, or CVA6 * Familiarity with RISC-V or other ...
New
Hardware Engineer, RTL
Palo Alto, CA · On-site
$140 - $180/hr
Experience at an AI chip company where design and verification were tightly coupled * Open-source RTL contributions to projects like Chipyard, OpenTitan, or CVA6 * Familiarity with RISC-V or other ...
New
Front-End ASIC Design Engineer - [FullTime] (IK)
Milpitas, CA · On-site
$175K - $200K/yr
Logic Design; RTL integration and coding; Lint/CDC/DFT checks; Synthesis & supporting timing ... Machine-learning / AI; FPGA. Skills and Certifications [note: bold skills and certification are ...
Front-End ASIC Design Engineer - [FullTime] (IK)
Milpitas, CA · On-site
$175K - $200K/yr
Logic Design; RTL integration and coding; Lint/CDC/DFT checks; Synthesis & supporting timing ... Machine-learning / AI; FPGA. Skills and Certifications [note: bold skills and certification are ...
Senior RTL Engineer, Interconnect Design
San Francisco, CA · On-site
$225K - $445K/yr
... chip interconnect components for our custom AI accelerator platform. You will drive the ... In this role, you will: * Own the microarchitecture, RTL design, and delivery of major SoC ...
Senior RTL Engineer, Interconnect Design
San Francisco, CA · On-site
$225K - $445K/yr
... chip interconnect components for our custom AI accelerator platform. You will drive the ... In this role, you will: * Own the microarchitecture, RTL design, and delivery of major SoC ...
Front-End CAD Engineer
Cupertino, CA · On-site
$2.0K/mo
About Etched Etched is building AI chips that are hard-coded for individual model architectures ... RTL simulator, low power checker, static RTL checkers such as Lint, and CDC/RDC/SDC/DFT, and formal ...
Front-End CAD Engineer
Cupertino, CA · On-site
$2.0K/mo
About Etched Etched is building AI chips that are hard-coded for individual model architectures ... RTL simulator, low power checker, static RTL checkers such as Lint, and CDC/RDC/SDC/DFT, and formal ...
Front-End CAD Engineer
Cupertino, CA · On-site
$2.0K/mo
About Etched Etched is building AI chips that are hard-coded for individual model architectures ... RTL simulator, low power checker, static RTL checkers such as Lint, and CDC/RDC/SDC/DFT, and formal ...
Front-End CAD Engineer
Cupertino, CA · On-site
$2.0K/mo
About Etched Etched is building AI chips that are hard-coded for individual model architectures ... RTL simulator, low power checker, static RTL checkers such as Lint, and CDC/RDC/SDC/DFT, and formal ...
About Etched Etched is building AI chips that are hard-coded for individual model architectures ... RTL simulator, low power checker, static RTL checkers such as Lint, and CDC/RDC/SDC/DFT, and formal ...
About Etched Etched is building AI chips that are hard-coded for individual model architectures ... RTL simulator, low power checker, static RTL checkers such as Lint, and CDC/RDC/SDC/DFT, and formal ...
Ai Chip Design Rtl information
What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?
| Aspect | Ai Chip Design Rtl | Ai Chip Verification Engineer |
|---|---|---|
| Primary Focus | Developing and implementing Register Transfer Level (RTL) code for AI chips | Verifying and validating RTL designs to ensure functionality |
| Skills Required | HDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledge | Simulation, testbench creation, debugging, scripting skills |
| Work Environment | Design teams, hardware development labs, EDA tools | Verification teams, simulation environments, test setups |
| Certifications | Hardware design certifications, FPGA/ASIC training | Verification methodologies, UVM, SystemVerilog certifications |
While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.
What are common challenges faced by AI Chip Design RTL engineers during the verification process?
AI Chip Design RTL engineers often encounter challenges in ensuring their designs meet complex functional and performance requirements, especially given the rapid pace of AI hardware advancements. Verification can be particularly demanding due to the need to simulate and test intricate AI workloads, manage large datasets, and debug subtle timing or logic errors. Collaboration with verification teams, system architects, and software engineers is essential to address these issues efficiently and to ensure seamless integration of the RTL code into the broader chip design. Staying up-to-date with the latest verification tools and methodologies is also crucial for success in this role.
What is an AI Chip Design RTL engineer?
AI Chip Design RTL (Register Transfer Level) engineers are specialists who design the digital logic for chips used in artificial intelligence applications. They use hardware description languages like Verilog or VHDL to create and validate the architecture and functionality of these chips before they are manufactured. Their work ensures that AI processors are efficient, high-performing, and meet the requirements of modern AI workloads. RTL engineers collaborate closely with verification, software, and hardware teams to optimize chip performance and power consumption.
What skills and qualifications are needed to thrive as an AI Chip Design RTL engineer?
To thrive as an AI Chip Design RTL Engineer, you need a solid background in digital design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, often supported by a degree in electrical or computer engineering. Experience with simulation tools (e.g., ModelSim, Synopsys), ASIC/FPGA design flows, and relevant certifications are highly valued. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help you excel in collaborative and complex design environments. These competencies are crucial for creating efficient, reliable AI hardware that meets performance and power requirements in a fast-evolving field.
What are popular job titles related to Ai Chip Design Rtl jobs in California? For Ai Chip Design Rtl jobs in California, the most frequently searched job titles are:
What job categories do people searching Ai Chip Design Rtl jobs in California look for? The top searched job categories for Ai Chip Design Rtl jobs in California are:
What cities in California are hiring for Ai Chip Design Rtl jobs? Cities in California with the most Ai Chip Design Rtl job openings:
Full-time
Re-posted 10 days ago
Nvidia rating
9.6
Based on 17 frontline employees who took The Breakroom Quiz
8th of 242 rated software companies
Job description
Job Summary:
NVIDIA is a leading technology company seeking highly motivated Engineers to enhance AI capabilities in verification tasks. The role involves developing AI agents and optimizing algorithms to improve productivity and ensure seamless performance across engineering teams.
Responsibilities:
• Play a key role in design, development and deployment of high performant agents’ frameworks and tools.
• Develop AI agents which can process large codebase and waves failures to help in coding and debugging tasks.
• Collaborate with HW engineering teams to understand their specific needs and challenges and ensure our agent platform is well-suited to these needs.
• Develop and optimize retrieval and generation algorithms for enterprise data (text, code, and images) to build advanced AI applications.
• Stay ahead by engaging with the latest advancements in machine learning and AI to create state-of-the-art solutions.
• Integrate AI-driven optimizations into existing tools and flows.
• Lead with purpose and maintain high-quality engineering practices that inspire others to achieve excellence.
Qualifications:
Required:
• MS, PhD, or equivalent experience in CS/CE/EE/Mathematics.
• Strong proficiency in agentic LLM Libraries/ Technologies like LangChain, LangGraph, AutoGen, CrewAI, RAGs, vector databases, prompt engineering, knowledge graphs, etc.
• Solid understanding of GPU/CPU architectures and designs.
• Strong analytical skills to solve complex problems.
• Knowledge of HW verification methodologies and techniques.
• Hands-on experience with Verilog / System Verilog HDLs, temporal logic assertions, and able to understand complex RTL quickly.
• Excellent command of scripting using Python.
• Excellent interpersonal skills, able to effectively collaborate and work with members of a distributed team.
Company:
NVIDIA is a computing platform company operating at the intersection of graphics, HPC, and AI. Founded in 1993, the company is headquartered in Santa Clara, USA, with a team of 10001+ employees. The company is currently Late Stage.
NVIDIA is a leading technology company seeking highly motivated Engineers to enhance AI capabilities in verification tasks. The role involves developing AI agents and optimizing algorithms to improve productivity and ensure seamless performance across engineering teams.
Responsibilities:
• Play a key role in design, development and deployment of high performant agents’ frameworks and tools.
• Develop AI agents which can process large codebase and waves failures to help in coding and debugging tasks.
• Collaborate with HW engineering teams to understand their specific needs and challenges and ensure our agent platform is well-suited to these needs.
• Develop and optimize retrieval and generation algorithms for enterprise data (text, code, and images) to build advanced AI applications.
• Stay ahead by engaging with the latest advancements in machine learning and AI to create state-of-the-art solutions.
• Integrate AI-driven optimizations into existing tools and flows.
• Lead with purpose and maintain high-quality engineering practices that inspire others to achieve excellence.
Qualifications:
Required:
• MS, PhD, or equivalent experience in CS/CE/EE/Mathematics.
• Strong proficiency in agentic LLM Libraries/ Technologies like LangChain, LangGraph, AutoGen, CrewAI, RAGs, vector databases, prompt engineering, knowledge graphs, etc.
• Solid understanding of GPU/CPU architectures and designs.
• Strong analytical skills to solve complex problems.
• Knowledge of HW verification methodologies and techniques.
• Hands-on experience with Verilog / System Verilog HDLs, temporal logic assertions, and able to understand complex RTL quickly.
• Excellent command of scripting using Python.
• Excellent interpersonal skills, able to effectively collaborate and work with members of a distributed team.
Company:
NVIDIA is a computing platform company operating at the intersection of graphics, HPC, and AI. Founded in 1993, the company is headquartered in Santa Clara, USA, with a team of 10001+ employees. The company is currently Late Stage.
About Nvidia
Sourced by ZipRecruiter
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology--and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent.
Industry
Computer and electronic product manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1993