ZipRecruiter

Log In

1

Vlsi Design Verification Engineer Jobs (NOW HIRING)

Wipro Limited

Design Verification Engineer

Austin, TX · On-site

$60K - $148K/yr

Design Verification Engineer City: Austin, Santa Clara State/Province: California, Texas Posting ... VLSI Design For Testability - DFT. Experience: 5-8 Years. The expected compensation for this role ...

Retym

VLSI Design Engineer

Austin, TX · On-site

$134K - $138K/yr

As an VLSI Digital Design Engineer/Micro-architect, you'll have the opportunity to design highly ... Verification team: For testbench development, debug support, and functional coverage closure. * DFT ...

Apple

Wireless Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...

Apple

PHY Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...

Etech Hi

ASIC / VLSI Engineers

Milpitas, CA

Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) * 8+ years of pre-silicon ASIC / VLSI experience * Strong ...

Apply Early

Wipro Limited

Design Verification Engineer

Santa Clara, UT · On-site

$60K - $148K/yr

Design Verification Engineer City: Santa Clara State/Province: California Posting Start Date: 5/20 ... VLSI Physical Place and Route. Experience: 5-8 Years. The expected compensation for this role ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineer ID: 1063 Location: Austin, TX More about this job > Description Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineer ID: 1058 Location: Austin, TX More about this job > Description Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position ...

Apple

PHY Design Verification Engineer

Bodega Bay, CA

$175K - $308K/yr

... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...

Apple

PHY Design Verification Engineer

Bodega Bay, CA

$175K - $308K/yr

... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...

Apple

PHY Design Verification Engineer

Bodega Bay, CA

$175K - $308K/yr

... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...

next page

Showing results 1-20

All JobsVlsi Design Verification Engineer Jobs

Vlsi Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do vlsi design verification engineer jobs pay per year?

As of Jul 6, 2026, the average yearly pay for vlsi design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are some common challenges faced by VLSI Design Verification Engineers during the verification process?

VLSI Design Verification Engineers often encounter challenges such as managing increasingly complex system-on-chip (SoC) designs, ensuring thorough test coverage, and debugging intricate functional issues. Coordinating with cross-functional teams—like design, software, and validation—is essential to align test plans and resolve ambiguities quickly. Additionally, keeping up with evolving verification methodologies and tools (such as UVM or SystemVerilog) requires a commitment to continuous learning, but offers strong career growth opportunities for those who master them.

What are the key skills and qualifications needed to thrive as a VLSI Design Verification Engineer, and why are they important?

To thrive as a VLSI Design Verification Engineer, you need a solid background in digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering or a related field. Proficiency with hardware description languages like Verilog or VHDL, simulation tools such as ModelSim or Synopsys VCS, and familiarity with UVM or SystemVerilog are commonly required. Strong analytical thinking, attention to detail, and effective communication are crucial soft skills for identifying design flaws and collaborating with cross-functional teams. These skills and qualifications ensure accurate, reliable chip designs and efficient project execution in the competitive semiconductor industry.

What is the difference between Vlsi Design Verification Engineer vs Vlsi Design Engineer?

AspectVlsi Design Verification EngineerVlsi Design Engineer
Primary FocusVerifying the correctness of VLSI designs through testing and simulationCreating and implementing VLSI chip designs and architectures
Skills & CertificationsHardware description languages (HDL), verification tools, scripting, knowledge of verification methodologiesHDL, digital design, synthesis, timing analysis, and physical design skills
Work EnvironmentDesign teams, verification labs, simulation environmentsDesign teams, synthesis and implementation tools, physical design environments

While both roles require HDL knowledge and work within VLSI teams, the Vlsi Design Verification Engineer primarily focuses on testing and validating designs, whereas the Vlsi Design Engineer is responsible for creating and implementing the actual chip designs.

What is a VLSI Design Verification Engineer?

A VLSI Design Verification Engineer is a specialist responsible for ensuring that integrated circuits (ICs) and systems-on-chip (SoCs) meet their design specifications before manufacturing. They use various verification methodologies, such as simulation, formal verification, and hardware emulation, to identify and fix functional errors in digital designs. Their role is critical in the semiconductor industry to ensure product quality, reduce costly re-spins, and speed up time-to-market. They often work closely with design engineers, using tools like SystemVerilog, UVM, and other verification frameworks.
More about Vlsi Design Verification Engineer jobs
What cities are hiring for Vlsi Design Verification Engineer jobs? Cities with the most Vlsi Design Verification Engineer job openings:
What states have the most Vlsi Design Verification Engineer jobs? States with the most job openings for Vlsi Design Verification Engineer jobs include:
What job categories do people searching Vlsi Design Verification Engineer jobs look for? The top searched job categories for Vlsi Design Verification Engineer jobs are:
Vlsi Design Verification Engineer jobs near you
Infographic showing various Vlsi Design Verification Engineer job openings in the United States as of June 2026, with employment types broken down into 84% Part Time, and 16% Contract. Highlights an 92% Physical, 2% Hybrid, and 6% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.
Design Verification Engineer

Design Verification Engineer

Wipro Limited

Austin, TX • On-site

$60K - $148K/yr

Full-time

Medical, Dental, PTO

Posted 2 hours ago

Wipro rating

7.2

Company rating: 7.2 out of 10

Based on 25 frontline employees who took The Breakroom Quiz

116th of 207 rated it services

Job description

Job Title: Design Verification Engineer
City: Austin, Santa Clara
State/Province: California, Texas
Posting Start Date: 6/29/26
Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients' most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world. For additional information, visit us at www.wipro.com.
Job Description:
Job Description
Key Responsibilities:
Strong understanding of SV and UVM and good debugging skills.
Understanding of AMBA protocols.
Understand design specs and develop test plans based on functional and architectural requirements
Build UVM/System Verilog-based verification environments for IP/subsystem/SoC level testing
Develop directed and random testcases, perform coverage analysis, and close functional/code coverage
Debug simulation failures and work closely with RTL designers to resolve issues
Execute regression runs, analyze results, and contribute to continuous improvements
Integrate and run power-aware simulations, low power checks, and work with UPF/CPF as needed
Collaborate with DFT/PD/RTL teams and post-silicon validation to ensure design quality across domains
Document test environments, testplans, and results for internal and external reviews
Mandatory Skills: VLSI Design For Testability - DFT.
Experience: 5-8 Years.
The expected compensation for this role ranges from $60,000 to $148,500 .
Final compensation will depend on various factors, including your geographical location, minimum wage obligations, skills, and relevant experience. Based on the position, the role is also eligible for Wipro's standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options.
Applicants are advised that employment in some roles may be conditioned on successful completion of a post-offer drug screening, subject to applicable state law.
Wipro provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. Applications from veterans and people with disabilities are explicitly welcome.
Reinvent your world. We are building a modern Wipro. We are an end-to-end digital transformation partner with the boldest ambitions. To realize them, we need people inspired by reinvention. Of yourself, your career, and your skills. We want to see the constant evolution of our business and our industry. It has always been in our DNA - as the world around us changes, so do we. Join a business powered by purpose and a place that empowers you to design your own reinvention.

What Wipro employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply