ZipRecruiter

Log In

1

Vlsi Design Verification Engineer Jobs (NOW HIRING)

Insilico

Design Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...

Insilico

Design Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...

Hobbsnews

Principal ASIC Verification Engineer

Durham, NC · On-site

$153 - $352.50/hr

Principal ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation ... Develop organization‑wide architectures and methodologies for VLSI design and development across ...

Retym

VLSI Design Engineer

Austin, TX · On-site

$134K - $138K/yr

As an VLSI Digital Design Engineer/Micro-architect, you'll have the opportunity to design highly ... Verification team: For testbench development, debug support, and functional coverage closure. * DFT ...

Apple

PHY Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...

Apple

Wireless Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...

Apple

PHY Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...

next page

Showing results 1-20

All JobsVlsi Design Verification Engineer Jobs

Vlsi Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do vlsi design verification engineer jobs pay per year?

As of Aug 15, 2026, the average yearly pay for vlsi design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are some common challenges faced by VLSI design verification engineers during the verification process?

VLSI Design Verification Engineers often encounter challenges such as managing increasingly complex system-on-chip (SoC) designs, ensuring thorough test coverage, and debugging intricate functional issues. Coordinating with cross-functional teams—like design, software, and validation—is essential to align test plans and resolve ambiguities quickly. Additionally, keeping up with evolving verification methodologies and tools (such as UVM or SystemVerilog) requires a commitment to continuous learning, but offers strong career growth opportunities for those who master them.

What are the key skills and qualifications needed to thrive as a VLSI design verification engineer?

To thrive as a VLSI Design Verification Engineer, you need a solid background in digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering or a related field. Proficiency with hardware description languages like Verilog or VHDL, simulation tools such as ModelSim or Synopsys VCS, and familiarity with UVM or SystemVerilog are commonly required. Strong analytical thinking, attention to detail, and effective communication are crucial soft skills for identifying design flaws and collaborating with cross-functional teams. These skills and qualifications ensure accurate, reliable chip designs and efficient project execution in the competitive semiconductor industry.

What is the difference between Vlsi Design Verification Engineer vs Vlsi Design Engineer?

AspectVlsi Design Verification EngineerVlsi Design Engineer
Primary FocusVerifying the correctness of VLSI designs through testing and simulationCreating and implementing VLSI chip designs and architectures
Skills & CertificationsHardware description languages (HDL), verification tools, scripting, knowledge of verification methodologiesHDL, digital design, synthesis, timing analysis, and physical design skills
Work EnvironmentDesign teams, verification labs, simulation environmentsDesign teams, synthesis and implementation tools, physical design environments

While both roles require HDL knowledge and work within VLSI teams, the Vlsi Design Verification Engineer primarily focuses on testing and validating designs, whereas the Vlsi Design Engineer is responsible for creating and implementing the actual chip designs.

What is a VLSI design verification engineer?

A VLSI Design Verification Engineer is a specialist responsible for ensuring that integrated circuits (ICs) and systems-on-chip (SoCs) meet their design specifications before manufacturing. They use various verification methodologies, such as simulation, formal verification, and hardware emulation, to identify and fix functional errors in digital designs. Their role is critical in the semiconductor industry to ensure product quality, reduce costly re-spins, and speed up time-to-market. They often work closely with design engineers, using tools like SystemVerilog, UVM, and other verification frameworks.
More about Vlsi Design Verification Engineer jobs

What cities are hiring for Vlsi Design Verification Engineer jobs?

Cities with the most Vlsi Design Verification Engineer job openings:

What states have the most Vlsi Design Verification Engineer jobs?

States with the most job openings for Vlsi Design Verification Engineer jobs include:

What job categories do people searching Vlsi Design Verification Engineer jobs look for?

The top searched job categories for Vlsi Design Verification Engineer jobs are:

Vlsi Design Verification Engineer jobs near you
Infographic showing various Vlsi Design Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 50% Full Time, and 50% Contract. Highlights an 75% In-person, and 25% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

Design Verification Engineer

Insilico

Irvine, CA • On-site

$146K - $178K/yr

Contractor

Re-posted 25 days ago

Job description

Company Description
Insilico is an End-to-End specialized VLSI, Embedded Design & Software services and solutions company. It operates in the "Compute" & "Connectivity" space.
Insilico is founded by industry veterans, who are strong leaders and practitioners with diverse experience in all the relevant aspects of technology and execution. The management and its entire team, handpicked from among the best talents in the industry, can adapt to the evolving technologies and growing market challenges internationally. Insilico has very flexible business models to suit a plethora of client needs.
With a current clientele of top semiconductor companies, Insilico has a wide and diversified spectrum of service offerings in expansive domains within the ambit of Embedded Design & Software, and in almost all areas of VLSI design, from Spec-to-Silicon, on a wide range of ASICs & CPUs/GPUs in all the latest technologies, including 7nm.
Being an integral part of a larger business eco-system, Insilico has the foundation of strong financials, validated processes, robust infrastructure and a global network of reputable clientele.
Insilico's service portfolio caters to products that empower the world of Communication, Networking, CPU/Servers, Automobile, Bio-Medicals, Consumer Electronics and a wide range of IOTs.
Headquartered in the US, it has operations in India & APAC.
Job Description
Job Title: Design Verification Engineer
Location: Santa Clara, CA
Duration: 06 months (High Possibility of an extension)
Job Description:
Senior DV engineer responsible for defining and implementing verification methodology and verifying in any of the following key areas of our next generation ASIC:
1. PCIE verification background
2. 400G MAC verification background
Qualifications
Additional Information
All your information will be kept confidential according to EEO guidelines.

Apply