ZipRecruiter

Log In

1

Vlsi Design Verification Engineer Jobs in Chicago, IL

MaximaTek

Design Verification Engineer

Chicago, IL · On-site

$140K - $171K/yr

Design Verification Engineer We are seeking a detail-oriented Design Verification Engineer to manage and oversee the daily operations of our ASIC/SoC verification workflows and testbench architecture.

New

EFOR

Design Engineer

Chicago, IL · On-site

Design Engineers - R&D (2 postes ouverts) Location: Chicago Area (On-site - 100%) Start Date: ASAP ... Contribute to design verification and testing activities. * Support data analysis related to design ...

New

Eagle Seven

Junior FPGA Engineer

Chicago, IL · On-site

Eagle Seven is seeking a Junior FPGA Design / Verification Engineer to become an integral member of the engineering team dedicated to the development of HDL solutions for our high frequency, low ...

Eagle Seven

Junior FPGA Engineer

Chicago, IL · On-site

Eagle Seven is seeking a Junior FPGA Design / Verification Engineer to become an integral member of the engineering team dedicated to the development of HDL solutions for our high frequency, low ...

Eagle Seven

Junior FPGA Engineer

Chicago, IL · On-site

Eagle Seven is seeking a Junior FPGA Design / Verification Engineer to become an integral member of the engineering team dedicated to the development of HDL solutions for our high frequency, low ...

Enpro Industries

Design Engineer

Harwood Heights, IL · On-site

$87K - $131K/yr

Job Summary The Design Engineer designs, integrates, supports, and improves new product development ... Design verification using finite element analysis tools. * Design and implementation of test ...

Enpro

Design Engineer

Harwood Heights, IL · On-site

$87K - $131K/yr

Job Summary The Design Engineer designs, integrates, supports, and improves new product development ... Design verification using finite element analysis tools.  * Design and implementation of test ...

Enpro Industries

Sr. Design Engineer

Harwood Heights, IL · On-site

$119K - $178K/yr

Job Summary A Sr. Design Engineer is responsible for the design, development, and continuous ... design verification using advanced finite element analysis tools. • Develop and implement test ...

Enpro

Sr. Design Engineer

Harwood Heights, IL · On-site

$119K - $178K/yr

Job Summary A Sr. Design Engineer is responsible for the design, development, and continuous ... · Conduct design verification using advanced finite element analysis tools. · Develop and ...

next page

Showing results 1-20

All JobsVlsi Design Verification Engineer JobsVlsi Design Verification Engineer Jobs in Chicago, IL

Vlsi Design Verification Engineer information

See Chicago, IL salary details

$105.4K

$149K

$166.9K

How much do vlsi design verification engineer jobs pay per year?

As of Sep 1, 2026, the average yearly pay for vlsi design verification engineer in Chicago, IL is $149,049.00, according to ZipRecruiter salary data. Most workers in this role earn between $135,900.00 and $165,900.00 per year, depending on experience, location, and employer.

What is a VLSI design verification engineer?

A VLSI Design Verification Engineer is a specialist responsible for ensuring that integrated circuits (ICs) and systems-on-chip (SoCs) meet their design specifications before manufacturing. They use various verification methodologies, such as simulation, formal verification, and hardware emulation, to identify and fix functional errors in digital designs. Their role is critical in the semiconductor industry to ensure product quality, reduce costly re-spins, and speed up time-to-market. They often work closely with design engineers, using tools like SystemVerilog, UVM, and other verification frameworks.

What are the key skills and qualifications needed to thrive as a VLSI design verification engineer?

To thrive as a VLSI Design Verification Engineer, you need a solid background in digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering or a related field. Proficiency with hardware description languages like Verilog or VHDL, simulation tools such as ModelSim or Synopsys VCS, and familiarity with UVM or SystemVerilog are commonly required. Strong analytical thinking, attention to detail, and effective communication are crucial soft skills for identifying design flaws and collaborating with cross-functional teams. These skills and qualifications ensure accurate, reliable chip designs and efficient project execution in the competitive semiconductor industry.

What are some common challenges faced by VLSI design verification engineers during the verification process?

VLSI Design Verification Engineers often encounter challenges such as managing increasingly complex system-on-chip (SoC) designs, ensuring thorough test coverage, and debugging intricate functional issues. Coordinating with cross-functional teams—like design, software, and validation—is essential to align test plans and resolve ambiguities quickly. Additionally, keeping up with evolving verification methodologies and tools (such as UVM or SystemVerilog) requires a commitment to continuous learning, but offers strong career growth opportunities for those who master them.

What is the difference between Vlsi Design Verification Engineer vs Vlsi Design Engineer?

AspectVlsi Design Verification EngineerVlsi Design Engineer
Primary FocusVerifying the correctness of VLSI designs through testing and simulationCreating and implementing VLSI chip designs and architectures
Skills & CertificationsHardware description languages (HDL), verification tools, scripting, knowledge of verification methodologiesHDL, digital design, synthesis, timing analysis, and physical design skills
Work EnvironmentDesign teams, verification labs, simulation environmentsDesign teams, synthesis and implementation tools, physical design environments

While both roles require HDL knowledge and work within VLSI teams, the Vlsi Design Verification Engineer primarily focuses on testing and validating designs, whereas the Vlsi Design Engineer is responsible for creating and implementing the actual chip designs.

Are Vlsi Design Verification Engineers in demand?

Vlsi Design Verification Engineers are in high demand due to the growth of semiconductor and electronics industries, requiring expertise in hardware description languages like Verilog and SystemVerilog. The role often involves working with simulation tools and verification methodologies such as UVM, and demand is strong in regions with advanced chip manufacturing and design centers.

What are popular job titles related to Vlsi Design Verification Engineer jobs in Chicago, IL?

For Vlsi Design Verification Engineer jobs in Chicago, IL, the most frequently searched job titles are:

What job categories do people searching Vlsi Design Verification Engineer jobs in Chicago, IL look for?

The top searched job categories for Vlsi Design Verification Engineer jobs in Chicago, IL are:

What cities near Chicago, IL are hiring for Vlsi Design Verification Engineer jobs?

Cities near Chicago, IL with the most Vlsi Design Verification Engineer job openings:

Vlsi Design Verification Engineer jobs near you
Infographic showing various Vlsi Design Verification Engineer job openings in Chicago, IL as of August 2026, with employment types broken down into 88% Full Time, 9% Part Time, and 3% Contract. Highlights an 86% Physical, 4% Hybrid, and 10% Remote job distribution, with an average salary of $149,049 per year, or $71.7 per hour.

Design Verification Engineer

MaximaTek

Chicago, IL • On-site

$140K - $171K/yr

Other

Posted 2 days ago

New

Job description

About the Role: Design Verification Engineer

We are seeking a detail-oriented Design Verification Engineer to manage and oversee the daily operations of our ASIC/SoC verification workflows and testbench architecture. In this role, you will act as the vital link between our RTL design teams, system architects, and EDA tool vendors, ensuring that all hardware designs are verified with maximum efficiency, scalability, and adherence to strict functional coverage standards and industry security specifications.


Core Responsibilities

Verification Lifecycle Management: Coordinate daily verification activities, including test plan development, testbench architecture creation, constrained random stimulus generation, and regression scheduling. Regulatory & Functional Compliance: Maintain comprehensive verification documentation and version control; ensure all design activities align with industry security standards, safety frameworks (e.g., ISO 26262), and company SOPs. Data & Signal Integrity: Perform accurate assertion-based verification (SVA) and functional coverage analysis; ensure rigorous verification metrics are applied to simulation logs and hardware specifications. Risk Mitigation: Monitor coverage gaps, bug trends, and simulation performance bottlenecks; report significant design bugs or verification non-compliance promptly to management and stakeholders.

Quality Assurance: Author and maintain test plan specifications; assist in internal and external audits to ensure quality standards and tape-out readiness criteria for complex digital systems are met. Technical Liaison: Serve as the primary point of contact for EDA tool providers and third-party IP vendors during performance reviews and technical audits.


Qualifications

Education: Bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field (Required). Experience: 0–5 years of experience in digital design verification, ASIC/SoC development, or hardware research environments. Technical Skills (Required): Strong understanding of Digital Logic Design, Computer Architecture, and Verification Methodologies (UVM/OVM). Proficiency in hardware description and verification languages (SystemVerilog, Verilog, VHDL) and scripting languages (Python, Perl, Tcl). Familiarity with EDA simulation tools (e.g., Synopsys VCS, Cadence Xcelium, Siemens Questa) and regression management pipelines. Excellent technical writing and organizational skills. Preferred Skills: Experience with Formal Verification tools or Emulation platforms (e.g., Palladium, Zebu). Knowledge of high-speed protocols (PCIe, Ethernet, USB) or bus architectures (AMBA AXI/AHB). Knowledge of low-power verification (UPF/CPF) and mixed-signal simulation. What We Offer

Targeted Placement: Direct marketing to our network of hiring managers in the Tech, Semiconductor, Manufacturing, and MedTech industries. Technical Resume Rebuild: Optimization of your profile to highlight verification expertise alongside silicon debug efficiency. Interview Coaching: Guidance on technical coding interviews, SystemVerilog/UVM concepts, and hardware verification system design case studies.


Ready to Take the Next Step?

Email your updated resume to: manavi@maximatek.com

Apply