Physical Design Engineer
$161.80K - $166.60K/yr
We are looking for a highly skilled Physical Design Engineer to work at block level and/or top ... The ideal candidate will be responsible for various aspects of the backend VLSI design flow ...
New
$161.80K - $166.60K/yr
We are looking for a highly skilled Physical Design Engineer to work at block level and/or top ... The ideal candidate will be responsible for various aspects of the backend VLSI design flow ...
New
$161.80K - $166.60K/yr
We are looking for a highly skilled Physical Design Engineer to work at block level and/or top ... The ideal candidate will be responsible for various aspects of the backend VLSI design flow ...
New
Austin, TX · On-site
$134.80K - $164.50K/yr
The Lead DV Engineer focuses on the execution and technical management of verification projects ... S in EEE with 5-8+ years of hands-on experience in VLSI design verification. * Strong command of ...
Austin, TX · On-site
$134.80K - $164.50K/yr
The Lead DV Engineer focuses on the execution and technical management of verification projects ... S in EEE with 5-8+ years of hands-on experience in VLSI design verification. * Strong command of ...
A basic understanding of mosfet device behavior, CMOS layout, and VLSI design. * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
A basic understanding of mosfet device behavior, CMOS layout, and VLSI design. * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Northridge, OH · On-site
Electrical and Computer Engineering Faculty Hire Number: #26-28 Rank: Assistant Professor, Tenure ... Demonstrated experience in teaching VLSI Design courses in one or more of the following areas ...
Northridge, OH · On-site
Electrical and Computer Engineering Faculty Hire Number: #26-28 Rank: Assistant Professor, Tenure ... Demonstrated experience in teaching VLSI Design courses in one or more of the following areas ...
Electrical and Computer Engineering Faculty Hire Number: #26-28 Rank: Assistant Professor, Tenure ... Demonstrated experience in teaching VLSI Design courses in one or more of the following areas ...
Electrical and Computer Engineering Faculty Hire Number: #26-28 Rank: Assistant Professor, Tenure ... Demonstrated experience in teaching VLSI Design courses in one or more of the following areas ...
$134.80K - $138.70K/yr
We are looking for a highly skilled Physical Design Engineer to work at block level and/or top ... The ideal candidate will be responsible for various aspects of the backend VLSI design flow ...
New
$134.80K - $138.70K/yr
We are looking for a highly skilled Physical Design Engineer to work at block level and/or top ... The ideal candidate will be responsible for various aspects of the backend VLSI design flow ...
New
Santa Clara, CA · On-site
A basic understanding of mosfet device behavior, CMOS layout, and VLSI design. * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Santa Clara, CA · On-site
A basic understanding of mosfet device behavior, CMOS layout, and VLSI design. * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) * 8+ years of pre-silicon ASIC / VLSI experience * Strong ...
Quick apply
Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) * 8+ years of pre-silicon ASIC / VLSI experience * Strong ...
Freshers/3-5+year experience having knowledge of Basic Electronics and Analog-Mixed signal VLSI design. * Programming skills in Python, MATLAB, C, or any other scripting language are desired.
Quick apply
Freshers/3-5+year experience having knowledge of Basic Electronics and Analog-Mixed signal VLSI design. * Programming skills in Python, MATLAB, C, or any other scripting language are desired.
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Provides VLSI-specific and technical expertise along with the overall architecture design and ...
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Provides VLSI-specific and technical expertise along with the overall architecture design and ...
Santa Clara, CA · On-site
$122.10K - $164.40K/yr
A basic understanding of MOSFET device behavior, CMOS layout, and VLSI design * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Santa Clara, CA · On-site
$122.10K - $164.40K/yr
A basic understanding of MOSFET device behavior, CMOS layout, and VLSI design * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Santa Clara, CA · Hybrid
$122.10K - $164.40K/yr
A basic understanding of MOSFET device behavior, CMOS layout, and VLSI design * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Santa Clara, CA · Hybrid
$122.10K - $164.40K/yr
A basic understanding of MOSFET device behavior, CMOS layout, and VLSI design * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Hillsboro, OR · Hybrid
$113.30K - $152.50K/yr
A basic understanding of MOSFET device behavior, CMOS layout, and VLSI design * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Hillsboro, OR · Hybrid
$113.30K - $152.50K/yr
A basic understanding of MOSFET device behavior, CMOS layout, and VLSI design * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Milpitas, CA · On-site
Freshers/3-5+year experience having knowledge of Basic Electronics and Analog-Mixed signal VLSI design. * Programming skills in Python, MATLAB, C, or any other scripting language are desired.
Milpitas, CA · On-site
Freshers/3-5+year experience having knowledge of Basic Electronics and Analog-Mixed signal VLSI design. * Programming skills in Python, MATLAB, C, or any other scripting language are desired.
Santa Clara, CA · On-site
The RTL Engineer performs detailed block design from system requirements and evolving ... Strong fundamentals in VLSI design * Strong problem-solving and data analysis skills * Strong ...
Quick apply
Santa Clara, CA · On-site
The RTL Engineer performs detailed block design from system requirements and evolving ... Strong fundamentals in VLSI design * Strong problem-solving and data analysis skills * Strong ...
Austin, TX · Hybrid
$103.10K - $138.80K/yr
A basic understanding of MOSFET device behavior, CMOS layout, and VLSI design * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Austin, TX · Hybrid
$103.10K - $138.80K/yr
A basic understanding of MOSFET device behavior, CMOS layout, and VLSI design * Excellent ... If you're a creative and autonomous engineer with a real passion for technology, we want to hear ...
Mountain View, CA · On-site
$100K - $180K/yr
Physical Design Engineer City: Mountain View State/Province: California Posting Start Date: 5/12/26 ... The ideal candidate will be responsible for various aspects of the backend VLSI design flow ...
Mountain View, CA · On-site
$100K - $180K/yr
Physical Design Engineer City: Mountain View State/Province: California Posting Start Date: 5/12/26 ... The ideal candidate will be responsible for various aspects of the backend VLSI design flow ...
Freshers/3-5+year experience having knowledge of Basic Electronics and Analog-Mixed signal VLSI design. * Programming skills in Python, MATLAB, C, or any other scripting language are desired.
Freshers/3-5+year experience having knowledge of Basic Electronics and Analog-Mixed signal VLSI design. * Programming skills in Python, MATLAB, C, or any other scripting language are desired.
ASIC Senior Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Provides VLSI-specific and technical expertise along with the overall architecture design and ...
ASIC Senior Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Provides VLSI-specific and technical expertise along with the overall architecture design and ...
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Provides VLSI-specific and technical expertise along with the overall architecture design and ...
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Provides VLSI-specific and technical expertise along with the overall architecture design and ...
$40.5K - $51.2K
2% of jobs
$51.2K - $62K
11% of jobs
$67.7K is the 25th percentile. Wages below this are outliers.
$62K - $72.7K
23% of jobs
The median wage is $79.6K / yr.
$72.7K - $83.4K
22% of jobs
$83.4K - $94.1K
17% of jobs
$94.4K is the 75th percentile. Wages above this are outliers.
$94.1K - $104.9K
9% of jobs
$104.9K - $115.6K
6% of jobs
$115.6K - $126.3K
3% of jobs
$126.3K - $137K
3% of jobs
$137K - $147.8K
2% of jobs
$147.8K - $158.5K
1% of jobs
$40.5K
$88.2K
$158.5K
| Aspect | Vlsi Design Engineer | Digital IC Design Engineer |
|---|---|---|
| Required Skills | VLSI design, HDL (Verilog/VHDL), circuit simulation | Digital circuit design, HDL, FPGA/ASIC design |
| Work Environment | Semiconductor companies, chip design firms | Integrated circuit design firms, semiconductor industry |
| Certifications | VLSI design certifications, FPGA design | ASIC/FPGA design certifications |
Both roles focus on digital circuit design within the semiconductor industry, often overlapping in skills like HDL and circuit simulation. However, Vlsi Design Engineers typically work on the entire chip design process, while Digital IC Design Engineers focus more specifically on digital integrated circuit implementation. Understanding these nuances helps in choosing the right career path or job search focus.

$161.80K - $166.60K/yr
Other
Posted 2 days ago
Job Overview:
We are looking for a highly skilled Physical Design Engineer to work at block level and/or top level for high-performance ASICs, SoCs, and custom silicon chips with strong scripting skills. The ideal candidate will be responsible for various aspects of the backend VLSI design flow, including floorplanning, placement, clock tree synthesis (CTS), routing, timing closure, and sign-off verification. The role requires expertise in EDA tools, physical verification methodologies, power optimization, and performance tuning.
________________________________________
Key Responsibilities:
Block-Level Physical Design:
• Floorplanning & Partitioning – Define optimal floorplan with power grid, macro placements, and congestion analysis.
• Strong scripting experience.
• Placement & Optimization – Perform standard cell placement, legalization, and optimization to improve area, power, and timing.
• Clock Tree Synthesis (CTS) – Design and optimize low-skew, high-performance clock networks.
• Routing & DRC Closure – Ensure successful global and detailed routing, meeting design rule constraints.
• Timing Closure – Work on setup/hold timing violations, signal integrity, and cross-talk reduction using static timing analysis (STA).
• Power & IR Drop Analysis – Optimize power planning, power integrity (IR drop, EM), and leakage reduction techniques.
Top-Level Physical Design:
• Chip-Level Floorplanning & Hierarchical Design – Manage top-level layout planning, pin assignments, and cross-block optimizations.
• Strong scripting experience.
• Clock & Power Distribution – Design robust clock trees and power delivery networks (PDN).
• Integration of IP & Sub-blocks – Ensure seamless integration of IP blocks and handle complex routing challenges.
• Chip Assembly & Sign-Off – Perform final netlist-to-GDSII implementation, addressing physical and electrical verification.
• DFT Integration – Work with Design for Test (DFT) teams to ensure scan chain connectivity and testability.