1

Senior Ic Layout Engineer Jobs (NOW HIRING)

The Senior IC Design Engineer will collaborate closely with other members of the IC design team. Often, multiple designers are working together on one chip. Whether or not designers are working ...

... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Generate ECOs (Engineering Change Orders) to release completed drawings and bills of materials ...

The Integrated Circuit Engineer designs and develops microwave, analog, digital, and mixed-signal ... IC layout execution and supervision of IC layout design specialists. * Works with characterization ...

Senior IC Packaging Engineer

San Jose, CA

$122K - $168K/yr

Axiado Corporation is seeking a Senior IC Packaging Engineer to provide technical leadership and ... Perform and guide hands-on package design and physical layout, including critical structures for ...

Senior IC Packaging Engineer

San Jose, CA · On-site

$122K - $168K/yr

Axiado Corporation is seeking a Senior IC Packaging Engineer to provide technical leadership and ... Perform and guide hands-on package design and physical layout, including critical structures for ...

The Integrated Circuit Engineer designs and develops microwave, analog, digital, and mixed-signal ... IC layout execution and supervision of IC layout design specialists. * Works with characterization ...

next page

Showing results 1-20

Senior Ic Layout Engineer information

See salary details

$59.5K

$126.6K

$183.5K

How much do senior ic layout engineer jobs pay per year?

As of Jun 8, 2026, the average yearly pay for senior ic layout engineer in the United States is $126,557.00, according to ZipRecruiter salary data. Most workers in this role earn between $104,500.00 and $143,500.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Senior IC Layout Engineer, and why are they important?

To thrive as a Senior IC Layout Engineer, you need expertise in analog and digital IC layout, deep understanding of semiconductor process technologies, and typically a degree in electrical engineering or a related field. Proficiency in layout design tools such as Cadence Virtuoso, familiarity with DRC/LVS verification tools, and knowledge of industry standards are essential. Strong attention to detail, problem-solving skills, and effective communication help ensure collaboration with design and verification teams. These competencies are crucial for creating high-performance, manufacturable integrated circuits that meet rigorous quality and reliability standards.

What is the difference between Senior IC Layout Engineer vs IC Design Engineer?

AspectSenior IC Layout EngineerIC Design Engineer
Primary FocusPhysical layout, placement, routing of integrated circuitsCircuit design, schematic development, functional verification
Skills & CertificationsEDA tools, layout best practices, design rulesCircuit theory, HDL languages, simulation tools
Work EnvironmentFoundries, semiconductor companies, design housesDesign firms, semiconductor companies, R&D labs

While both roles collaborate closely in chip development, the Senior IC Layout Engineer specializes in the physical implementation of circuits, focusing on layout and fabrication constraints. In contrast, the IC Design Engineer concentrates on creating and verifying circuit functionality at the schematic level. Both roles require strong technical skills but differ in their core responsibilities within the chip design process.

What are Senior IC Layout Engineers?

Senior IC Layout Engineers are specialized professionals who design and implement the physical layout of integrated circuits (ICs) on semiconductor chips. They translate circuit schematics into detailed geometric representations that can be fabricated onto silicon wafers. Their role involves ensuring optimal placement of components, routing of interconnections, and compliance with design rules to achieve desired performance, power, and area targets. Senior engineers typically have advanced experience, oversee complex projects, and may mentor junior team members. They play a critical role in the development of high-performance electronics used in various industries.

What are the main challenges Senior IC Layout Engineers face when working on complex analog or mixed-signal designs?

Senior IC Layout Engineers often encounter challenges related to meeting stringent design specifications, such as minimizing parasitic effects, ensuring signal integrity, and optimizing area usage. Managing multiple iterations with circuit designers and verification teams to address performance and reliability concerns can be demanding, especially under tight project timelines. Additionally, staying updated with evolving EDA tools and process technologies is essential for maintaining productivity and delivering high-quality layouts.
What cities are hiring for Senior Ic Layout Engineer jobs? Cities with the most Senior Ic Layout Engineer job openings:
What are the most commonly searched types of Ic Layout Engineer jobs? The most popular types of Ic Layout Engineer jobs are:
What states have the most Senior Ic Layout Engineer jobs? States with the most job openings for Senior Ic Layout Engineer jobs include:
Analog and RF Layout Engineer

Analog and RF Layout Engineer

United Airlines

San Francisco, CA • On-site

$79K - $174K/yr

Other

Medical, Dental, Vision, Life, Retirement, PTO

Posted 4 days ago


United Airlines rating

7.8

Company rating: 7.8 out of 10

Based on 331 frontline employees who took The Breakroom Quiz

9th of 26 rated airlines


Job description

Choosing Capgemini means choosing a company where you will be empowered to shape your career in the way you'd like, where you'll be supported and inspired bya collaborative community of colleagues around the world, and where you'll be able to reimagine what's possible. Join us and help the world's leading organizationsunlock the value of technology and build a more sustainable, more inclusive world.

About the job you are considering

As a Senior Analog / RF IC Layout Engineer, you will play a critical role in designing and enabling cuttingedge highspeed mixedsignal silicon for nextgeneration technologies. You will collaborate with worldclass design, verification, and process teams to deliver robust, scalable layouts in advanced FinFET nodes that power highperformance products across industries

Your Role
  • Lead and contribute to the physical layout of complex, highspeed analog and RF mixedsignal blocks from concept through tapeout
  • Develop and implement blocklevel and chiplevel layouts in advanced CMOS FinFET technologies (7nm and below)
  • Partner closely with analog, RF, and digital designers to ensure layout quality, performance, and manufacturability
  • Own floor planning, blocklevel routing, and toplevel chip assembly activities for complex integrated circuits
  • Apply bestinclass layout techniques to address signal integrity, electromigration, thermal awareness, and highspeed performance
  • Drive layout reviews, layout verification, and design rule compliance using industrystandard EDA tools
  • Mentor and guide junior engineers while promoting quality, collaboration, and engineering best practices
Your skills and experience
  • 6+ years of experience in Analog and RF IC layout for highspeed applications
  • Handson experience developing and leading complex layouts at both block and fullchip levels in advanced FinFET technologies (7nm and below)
  • Strong expertise using industrystandard EDA tools from Cadence, Mentor, and Synopsys
  • Proven experience with layout of highperformance analog mixedsignal blocks, such as
    • Highspeed transceivers
    • CMOS drivers
    • Highspeed data converters
    • PLLs
  • Solid understanding of floorplanning, routing, layer generation, thermalaware layout practices, and electromigration considerations

The base compensation range for this role in the posted location is:$79,750 to $174,000 per year.

Capgemini provides compensation range information in accordance with applicable national, state, provincial, and local pay transparency laws. The base compensation range listed for this position reflects the minimum and maximum target compensation Capgemini, in good faith, believes it may pay for the role at the time of this posting. This range may be subject to change as permitted by law.

The actual compensation offered to any candidate may fall outside of the posted range and will be determined based on multiple factors legally permitted in the applicable jurisdiction.

These may include, but are not limited to: Geographic location, Education and qualifications, Certifications and licenses, Relevant experience and skills, Seniority and performance, Market and business consideration, Internal pay equity.

It is not typical for candidates to be hired at or near the top of the posted compensation range.

In addition to base salary, this role may be eligible for additional compensation such as variable incentives, bonuses, or commissions, depending on the position and applicable laws.

Capgemini offers a comprehensive, non-negotiable benefits package to all regular, full-time employees. In the U.S. and Canada, available benefits are determined by local policy and eligibility and may include: 

  • Paid time off based on employee grade (A-F), defined by policy: Vacation: 12-25 days, depending on grade, Company paid holidays, Personal Days, Sick Leave
  • Medical, dental, and vision coverage (or provincial healthcare coordination in Canada)
  • Retirement savings plans (e.g., 401(k) in the U.S., RRSP in Canada)
  • Life and disability insurance
  • Employee assistance programs
  • Other benefits as provided by local policy and eligibility

Important Notice: Compensation (including bonuses, commissions, or other forms of incentive pay) is not considered earned, vested, or payable until it becomes due under the terms of applicable plans or agreements and is subject to Capgemini's discretion, consistent with applicable laws. The Company reserves the right to amend or withdraw compensation programs at any time, within the limits of applicable legislation.

Disclaimers

Capgemini is an Equal Opportunity Employer encouraging inclusion in the workplace. Capgemini also participates in the Partnership Accreditation in Indigenous Relations (PAIR) program which supports meaningful engagement with Indigenous communities across Canada by promoting fairness, accessibility, inclusion and respect.  We value the rich cultural heritage and contributions of Indigenous Peoples and actively work to create a welcoming and respectful environment. All qualified applicants will receive consideration for employment without regard to race, national origin, gender identity/expression, age, religion, disability, sexual orientation, genetics, veteran status, marital status or any other characteristic protected by law.

This is a general description of the Duties, Responsibilities and Qualifications required for this position. Physical, mental, sensory or environmental demands may be referenced in an attempt to communicate the manner in which this position traditionally is performed. Whenever necessary to provide individuals with disabilities an equal employment opportunity, Capgemini will consider reasonable accommodations that might involve varying job requirements and/or changing the way this job is performed, provided that such accommodation does not pose an undue hardship. Capgemini is committed to providing reasonable accommodation during our recruitment process. If you need assistance or accommodation, please reach out to your recruiting contact.

Please be aware that Capgemini may capture your image (video or screenshot) during the interview process and that image may be used for verification, including during the hiring and onboarding process.

Click the following link for more information on your rights as an Applicant in the United States.  http://www.capgemini.com/resources/equal-employment-opportunity-is-the-law

Capgemini is a global business and technology transformation partner, helping organizations to accelerate their dual transition to a digital and sustainable world, while creating tangible impact for enterprises and society. It is a responsible and diverse group of 340,000 team members in more than 50 countries. With its strong over 55-year heritage, Capgemini is trusted by its clients to unlock the value of technology to address the entire breadth of their business needs. It delivers end-to-end services and solutions leveraging strengths from strategy and design to engineering, all fueled by its market leading capabilities in AI, generative AI, cloud and data, combined with its deep industry expertise and partner ecosystem.


What United Airlines employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


United Airlines logo

About United Airlines

Sourced by ZipRecruiter

United Airlines is embarking on an exciting journey to become the best airline in aviation history. Our purpose, "Connecting People, Uniting the World," extends beyond transportation, emphasizing our commitment to uplift and create opportunities in the places we serve. With a global presence and diverse workforce, we value inclusivity and are dedicated to hiring tens of thousands of individuals across various roles. Our comprehensive benefits package, including perks like space available travel, parental leave, and 401k, aims to support your well-being and growth.

Industry

Aviation

Company size

10,000+ Employees

Headquarters location

Chicago, IL, US

Year founded

1926

Social media