ZipRecruiter

Log In

1

Senior Ic Layout Engineer Jobs (NOW HIRING)

Neurophos Inc

Staff Analog Layout Engineer

San Jose, CA · On-site

$180K - $225K/yr

Position Overview We are seeking a seasoned Senior or Staff Analog Layout Engineer to play a vital ... Key Responsibilities * Perform custom IC layout execution of high-speed analog/RF circuits.

Qorvo, Inc.

IC Layout Designer Technician

Apopka, FL

... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Generate ECOs (Engineering Change Orders) to release completed drawings and bills of materials ...

Nvidia

Senior SRAM Layout Design Engineer

Austin, TX · Hybrid

We are seeking a hands-on Senior SRAM Layout Engineer to lead the physical layout creation for SRAM ... What we need to see: * Have a BSEE or equivalent experience * 10+ years of custom IC layout ...

Skyworks

Sr. Principal IC Layout Designer

Cedar Rapids, IA · On-site

$114K - $220K/yr

Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... design engineers in the layout and verification of filters for wireless consumer electronic ...

Skyworks

Sr. Principal IC Layout Designer

Cedar Rapids, IA · On-site

$114K - $220K/yr

Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... design engineers in the layout and verification of filters for wireless consumer electronic ...

Nvidia

Senior SRAM Layout Design Engineer

Durham, NC · Hybrid

We are seeking a hands-on Senior SRAM Layout Engineer to lead the physical layout creation for SRAM ... What we need to see: * Have a BSEE or equivalent experience * 10+ years of custom IC layout ...

next page

Showing results 1-20

All JobsSenior Ic Layout Engineer Jobs

Senior Ic Layout Engineer information

See salary details

$59.5K

$126.6K

$183.5K

How much do senior ic layout engineer jobs pay per year?

As of Jul 5, 2026, the average yearly pay for senior ic layout engineer in the United States is $126,557.00, according to ZipRecruiter salary data. Most workers in this role earn between $104,500.00 and $143,500.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Senior IC Layout Engineer, and why are they important?

To thrive as a Senior IC Layout Engineer, you need expertise in analog and digital IC layout, deep understanding of semiconductor process technologies, and typically a degree in electrical engineering or a related field. Proficiency in layout design tools such as Cadence Virtuoso, familiarity with DRC/LVS verification tools, and knowledge of industry standards are essential. Strong attention to detail, problem-solving skills, and effective communication help ensure collaboration with design and verification teams. These competencies are crucial for creating high-performance, manufacturable integrated circuits that meet rigorous quality and reliability standards.

What is the difference between Senior IC Layout Engineer vs IC Design Engineer?

AspectSenior IC Layout EngineerIC Design Engineer
Primary FocusPhysical layout, placement, routing of integrated circuitsCircuit design, schematic development, functional verification
Skills & CertificationsEDA tools, layout best practices, design rulesCircuit theory, HDL languages, simulation tools
Work EnvironmentFoundries, semiconductor companies, design housesDesign firms, semiconductor companies, R&D labs

While both roles collaborate closely in chip development, the Senior IC Layout Engineer specializes in the physical implementation of circuits, focusing on layout and fabrication constraints. In contrast, the IC Design Engineer concentrates on creating and verifying circuit functionality at the schematic level. Both roles require strong technical skills but differ in their core responsibilities within the chip design process.

What are Senior IC Layout Engineers?

Senior IC Layout Engineers are specialized professionals who design and implement the physical layout of integrated circuits (ICs) on semiconductor chips. They translate circuit schematics into detailed geometric representations that can be fabricated onto silicon wafers. Their role involves ensuring optimal placement of components, routing of interconnections, and compliance with design rules to achieve desired performance, power, and area targets. Senior engineers typically have advanced experience, oversee complex projects, and may mentor junior team members. They play a critical role in the development of high-performance electronics used in various industries.

What are the main challenges Senior IC Layout Engineers face when working on complex analog or mixed-signal designs?

Senior IC Layout Engineers often encounter challenges related to meeting stringent design specifications, such as minimizing parasitic effects, ensuring signal integrity, and optimizing area usage. Managing multiple iterations with circuit designers and verification teams to address performance and reliability concerns can be demanding, especially under tight project timelines. Additionally, staying updated with evolving EDA tools and process technologies is essential for maintaining productivity and delivering high-quality layouts.
What cities are hiring for Senior Ic Layout Engineer jobs? Cities with the most Senior Ic Layout Engineer job openings:
What are the most commonly searched types of Ic Layout Engineer jobs? The most popular types of Ic Layout Engineer jobs are:
What states have the most Senior Ic Layout Engineer jobs? States with the most job openings for Senior Ic Layout Engineer jobs include:
Senior Ic Layout Engineer jobs near you
Sr IC Digital Layout Designer

Sr IC Digital Layout Designer

Encore Semi, Inc.

Irvine, CA • Hybrid

$130K - $160K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Posted 13 days ago

Job description

Job Title: Senior Digital Layout Designer
Location: Hybrid / On-site (Flexible, based on project needs)
Employment Type: Full-time
Overview
We are seeking an experienced Senior Digital Layout Designer to join a cutting-edge engineering team focused on delivering high-performance, silicon-based solutions. In this role, you will be responsible for the physical layout design of complex digital and mixed-signal integrated circuits, ensuring optimal performance, manufacturability, and compliance with advanced process technology nodes.
You will collaborate closely with circuit designers, verification engineers, and process integration teams to translate schematic designs into high-quality, production-ready layout implementations.
Key Responsibilities
Develop and execute full-chip and block-level physical layout for advanced digital and mixed-signal IC designs.
Work with circuit designers to interpret schematics and ensure accurate layout implementation.
Perform floorplanning, placement, routing, and optimization for performance, area, and power efficiency.
Ensure strict adherence to design rules (DRC), layout vs schematic (LVS), and electrical rule checks (ERC).
Collaborate with verification teams to debug and resolve layout-related issues.
Optimize layouts for signal integrity, timing closure, and manufacturability.
Support tape-out activities and coordinate with foundries on layout-related requirements.
Contribute to layout methodology improvements and automation initiatives.
Mentor junior layout designers and provide technical guidance as needed.
Required Qualifications
Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, or related field.
7+ years of experience in digital IC layout design in advanced technology nodes.
Strong expertise in industry-standard EDA tools (e.g., Cadence Virtuoso, Synopsys tools, or equivalent).
Deep understanding of CMOS process technology and physical design principles.
Proven experience with DRC/LVS closure and debugging complex layout issues.
Strong knowledge of parasitic effects, timing considerations, and signal integrity.
Experience working in multi-disciplinary semiconductor design teams.
Preferred Qualifications
Experience with FinFET or sub-10nm technology nodes.
Exposure to low-power design techniques and high-speed digital circuits.
Familiarity with layout automation scripting (Skill, Python, TCL, or similar).
Experience supporting multiple tape-outs in production environments.
The anticipated annual base salary for this position is between $130,000 to $160,000, which also includes a comprehensive benefits package.
Full-Time Benefits:
• 15 days of PTO per calendar year
• 10 paid Holidays per calendar year
• Comprehensive Medical Benefits: Company covers 80% of premiums for Employee and Dependents
• Dental & Vision: Company covers 50% of premiums for Employee and Dependents
• Voluntary Benefits: Life Insurance, FSA (Health and Dependent, Limited Purpose), HAS, and Gap Insurance
• Employee Assistant Program (EAP)
• 401k - Traditional & Roth
• Life/AD&D and Long-Term Disability
• Tuition reimbursement
Equal Opportunity Policy Statement
Encore Semi, Inc. is an Equal Opportunity Employer that does not discriminate on the basis of actual or perceived race, religion, creed, color, age, sex, sexual orientation, gender, gender identity or expression, national origin, genetics, ancestry, marital status, civil union status, medical condition, disability (mental and physical), military and veteran status, pregnancy, childbirth and related medical conditions, or any other characteristic protected by applicable federal, state, or local laws and ordinances.
Encore Semi is also committed to compliance with all fair employment practices regarding citizenship and immigration status.