The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team executing full-custom integrated circuit development with specific responsibility for driving the ...
The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team executing full-custom integrated circuit development with specific responsibility for driving the ...
ROIC Layout and IC Design Engineer
Camarillo, CA · On-site
$80K - $140K/yr
As a layout design engineer at Attollo Engineering, they will play a crucial role in the ... Collaborate with cross-functional teams, including senior IC designers, systems engineers ...
ROIC Layout and IC Design Engineer
Camarillo, CA · On-site
$80K - $140K/yr
As a layout design engineer at Attollo Engineering, they will play a crucial role in the ... Collaborate with cross-functional teams, including senior IC designers, systems engineers ...
ROIC Layout and IC Design Engineer
Camarillo, CA · On-site
$80K - $140K/yr
As a layout design engineer at Attollo Engineering, they will play a crucial role in the ... Collaborate with cross-functional teams, including senior IC designers, systems engineers ...
ROIC Layout and IC Design Engineer
Camarillo, CA · On-site
$80K - $140K/yr
As a layout design engineer at Attollo Engineering, they will play a crucial role in the ... Collaborate with cross-functional teams, including senior IC designers, systems engineers ...
Sr. Photonic IC Layout Engineer
Temecula, CA · On-site
$125K - $185K/yr
Skorpios is seeking an experienced photonic IC layout engineer to lead the design and layout of ... the Senior Manager of Process Engineering. * All tasks related to mask design and layout of ...
Quick apply
Sr. Photonic IC Layout Engineer
Temecula, CA · On-site
$125K - $185K/yr
Skorpios is seeking an experienced photonic IC layout engineer to lead the design and layout of ... the Senior Manager of Process Engineering. * All tasks related to mask design and layout of ...
Skorpios is seeking an experienced photonic IC layout engineer to lead the design and layout of ... the Senior Manager of Process Engineering. * All tasks related to mask design and layout of ...
Skorpios is seeking an experienced photonic IC layout engineer to lead the design and layout of ... the Senior Manager of Process Engineering. * All tasks related to mask design and layout of ...
Sr. Photonic IC Layout Engineer
$125K - $185K/yr
Description Skorpios is seeking an experienced photonic IC layout engineer to lead the design and ... the Senior Manager of Process Engineering. * All tasks related to mask design and layout of ...
Sr. Photonic IC Layout Engineer
$125K - $185K/yr
Description Skorpios is seeking an experienced photonic IC layout engineer to lead the design and ... the Senior Manager of Process Engineering. * All tasks related to mask design and layout of ...
Analog/RF IC Layout Design Engineer
$117.53K - $195.88K/yr
Assisting the design team with IC floorplanning, creating grid cells and other custom layouts * Coordinating layout activities with other layout engineers and contractors Complete chip level sign-off ...
Analog/RF IC Layout Design Engineer
$117.53K - $195.88K/yr
Assisting the design team with IC floorplanning, creating grid cells and other custom layouts * Coordinating layout activities with other layout engineers and contractors Complete chip level sign-off ...
Analog/RF IC Layout Design Engineer
Santa Clara, CA · On-site
$117.53K - $195.88K/yr
Assisting the design team with IC floorplanning, creating grid cells and other custom layouts * Coordinating layout activities with other layout engineers and contractors Complete chip level sign-off ...
Analog/RF IC Layout Design Engineer
Santa Clara, CA · On-site
$117.53K - $195.88K/yr
Assisting the design team with IC floorplanning, creating grid cells and other custom layouts * Coordinating layout activities with other layout engineers and contractors Complete chip level sign-off ...
Analog/RF IC Layout Design Engineer
Colorado Springs, CO · On-site
$117.53K - $195.88K/yr
Assisting the design team with IC floorplanning, creating grid cells and other custom layouts * Coordinating layout activities with other layout engineers and contractors Complete chip level sign-off ...
Analog/RF IC Layout Design Engineer
Colorado Springs, CO · On-site
$117.53K - $195.88K/yr
Assisting the design team with IC floorplanning, creating grid cells and other custom layouts * Coordinating layout activities with other layout engineers and contractors Complete chip level sign-off ...
... chip design with advanced architectures and hardware accelerators with a goal of enhancing the ... As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ...
... chip design with advanced architectures and hardware accelerators with a goal of enhancing the ... As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ...
Job Title: Sr. Analog Physical Design Engineer Job Duties: * Work on detailed column ADC circuit ... Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using ...
Quick apply
Job Title: Sr. Analog Physical Design Engineer Job Duties: * Work on detailed column ADC circuit ... Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using ...
Sr. Analog Physical Design Engineer
Santa Clara, CA · On-site
$156.85K - $160K/yr
Job Title: Sr. Analog Physical Design Engineer Job Duties: * Work on detailed column ADC circuit ... Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using ...
Sr. Analog Physical Design Engineer
Santa Clara, CA · On-site
$156.85K - $160K/yr
Job Title: Sr. Analog Physical Design Engineer Job Duties: * Work on detailed column ADC circuit ... Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using ...
Sr. Analog Physical Design Engineer
Santa Clara, CA · On-site
$156.85K - $160K/yr
Description Job Title: Sr. Analog Physical Design Engineer Job Duties: * Work on detailed column ... Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using ...
Sr. Analog Physical Design Engineer
Santa Clara, CA · On-site
$156.85K - $160K/yr
Description Job Title: Sr. Analog Physical Design Engineer Job Duties: * Work on detailed column ... Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using ...
Sr. Analog Physical Design Engineer
Santa Clara, CA · On-site
$156.85K - $160K/yr
Job Title: Sr. Analog Physical Design Engineer Job Duties: * Work on detailed column ADC circuit ... Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using ...
Sr. Analog Physical Design Engineer
Santa Clara, CA · On-site
$156.85K - $160K/yr
Job Title: Sr. Analog Physical Design Engineer Job Duties: * Work on detailed column ADC circuit ... Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using ...
Senior IC Design Engineer
$113.60K - $151.40K/yr
The Senior IC Design Engineer will collaborate closely with other members of the IC design team. Often, multiple designers are working together on one chip. Whether or not designers are working ...
Senior IC Design Engineer
$113.60K - $151.40K/yr
The Senior IC Design Engineer will collaborate closely with other members of the IC design team. Often, multiple designers are working together on one chip. Whether or not designers are working ...
Senior IC Design Engineer
Chestnut Ridge, NY · On-site
$113.60K - $151.40K/yr
The Senior IC Design Engineer will collaborate closely with other members of the IC design team. Often, multiple designers are working together on one chip. Whether or not designers are working ...
Senior IC Design Engineer
Chestnut Ridge, NY · On-site
$113.60K - $151.40K/yr
The Senior IC Design Engineer will collaborate closely with other members of the IC design team. Often, multiple designers are working together on one chip. Whether or not designers are working ...
Analog IC Layout Engineer
Fremont, CA · On-site
$83K - $139K/yr
As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ... Experience with layout P-cell design and implementation * Experience with layout automation ...
Analog IC Layout Engineer
Fremont, CA · On-site
$83K - $139K/yr
As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art ... Experience with layout P-cell design and implementation * Experience with layout automation ...
Senior IC Package Design Engineer Location: Santa Clara, CA (Onsite) Duration: 6 Months (Ongoing ... Strong expertise in using IC package layout tools like Cadence APD * Understanding IC package ...
Quick apply
Senior IC Package Design Engineer Location: Santa Clara, CA (Onsite) Duration: 6 Months (Ongoing ... Strong expertise in using IC package layout tools like Cadence APD * Understanding IC package ...
Senior Analog IC Layout Engineer
San Diego, CA · On-site
$96K - $144K/yr
The Position We are seeking a highly skilled Senior Analog Layout Engineer to join our team in ... Schematic) and DRC (Design Rule Checking) to ensure compliance with process design rules
Senior Analog IC Layout Engineer
San Diego, CA · On-site
$96K - $144K/yr
The Position We are seeking a highly skilled Senior Analog Layout Engineer to join our team in ... Schematic) and DRC (Design Rule Checking) to ensure compliance with process design rules
The Integrated Circuit Engineer designs and develops microwave, analog, digital, and mixed-signal ... IC layout execution and supervision of IC layout design specialists. * Works with characterization ...
Quick apply
The Integrated Circuit Engineer designs and develops microwave, analog, digital, and mixed-signal ... IC layout execution and supervision of IC layout design specialists. * Works with characterization ...
Senior Ic Layout Design Engineer information
See salary details
$63K - $74.7K
4% of jobs
$74.7K - $86.4K
10% of jobs
$94.2K is the 25th percentile. Wages below this are outliers.
$86.4K - $98K
16% of jobs
$98K - $109.7K
17% of jobs
The median wage is $112.2K / yr.
$109.7K - $121.4K
15% of jobs
$133.1K is the 75th percentile. Wages above this are outliers.
$121.4K - $133.1K
14% of jobs
$133.1K - $144.8K
9% of jobs
$144.8K - $156.5K
5% of jobs
$156.5K - $168.1K
3% of jobs
$168.1K - $179.8K
4% of jobs
$179.8K - $191.5K
3% of jobs
$63K
$121.5K
$191.5K
How much do senior ic layout design engineer jobs pay per year?
What are the key skills and qualifications needed to thrive as a Senior IC Layout Design Engineer, and why are they important?
What are some common challenges Senior IC Layout Design Engineers face when collaborating with cross-functional teams?
What does a Senior IC Layout Design Engineer do?

Full-time
Medical, Dental, Vision, Retirement
Posted 18 days ago
Job description
Expand on your career in Integrated Circuit Layout Design with IC Enable. The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team executing full-custom integrated circuit development with specific responsibility for driving the layout and verification on complex, high-performance circuits with applications such as PLL, HSC, AGC, SerDes, ADC/DAC, Wireless systems, and custom logic. This position is best suited for a junior-mid level engineer who is hungry, humble and smart and is excited about growing his or her skillset in integrated circuit layout design and physical design.
- Richardson, TX (Hybrid; In Office 3 Days A Week)
- Remote eligibility available for qualified candidates, up to managements discretion
The best fit candidate for this position will have:
- 3-5 years experience in layout and verification tools and methodologies for RF/Analog/Mixed Signal ICs
- 3-5 years experience in Cadence layout (Virtuoso, VXL) and Calibre verification (ERC, DRC, LVS)
- Demonstrated success in delivering quality work product
- FinFET or GAA preferred, but not required
- Debugging and analytical skills with complex technical concepts
- Experience in DFM hierarchical layout construction for efficient verification and integration
- Must understand techniques for managing layout dependent effects i.e. IR drop, RC delay, electron-migration, self- heating and crosstalk
- Comprehensive understanding of matching, shielding, guard rings and latch up
- Proficiency in PERL or SKILL scripting is a plus
- Strong verbal and written communication
- Bachelor’s Degree in Electrical Engineering or Applicable Field
While working with our team you will be responsible for:
- Delivering on project assignments with integrity, commitment, and excellence
- Efficiently laying out sensitive RF, Analog and Mixed Signal circuits conforming to all physical design verification (PDV) requirements while balancing demanding area, performance, and power specifications
- Identifying quality and reliability improvements in IC circuit and layout design
- Supporting or performing design verification from sub-block up through top-level
- Collaborating effectively with local and remote team members
- Developing accurate layout design schedules and resource estimates
- Proactively looking for continuous improvement opportunities in the flow, layout and design methodologies
IC Enable is an Equal Opportunity Employer
About IC Enable
Sourced by ZipRecruiter
Industry
Semiconductor and electronic component manufacturing
Company size
51 - 200 Employees
Headquarters location
Dallas, TX, US
Year founded
2004