Orlando, FL · On-site
$120K - $224K/yr
Standard You will be the ASIC & FPGA Design Engineer for the ASIC/FPGA department at Lockheed ... Writing, simulating, and verifying RTL and HLS implementations, using self-checking testbenches and ...
Orlando, FL · On-site
$120K - $224K/yr
Standard You will be the ASIC & FPGA Design Engineer for the ASIC/FPGA department at Lockheed ... Writing, simulating, and verifying RTL and HLS implementations, using self-checking testbenches and ...
Melbourne, FL · On-site
$120K - $154K/yr
Expertlevel verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Melbourne, FL · On-site
$120K - $154K/yr
Expertlevel verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Melbourne, FL · On-site
$120K - $154K/yr
Expert-level verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Melbourne, FL · On-site
$120K - $154K/yr
Expert-level verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Melbourne, FL · On-site
Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... You will closely interact with RTL designer to understand design intent and clock structure, with ...
Melbourne, FL · On-site
Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... You will closely interact with RTL designer to understand design intent and clock structure, with ...
Orlando, FL · On-site
$120K - $224K/yr
Standard You will be the ASIC & FPGA Design Engineer for the ASIC/FPGA department at Lockheed ... Writing, simulating, and verifying RTL and HLS implementations, using self-checking testbenches and ...
Orlando, FL · On-site
$120K - $224K/yr
Standard You will be the ASIC & FPGA Design Engineer for the ASIC/FPGA department at Lockheed ... Writing, simulating, and verifying RTL and HLS implementations, using self-checking testbenches and ...
Melbourne, FL · On-site
Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... You will closely interact with RTL designer to understand design intent and clock structure, with ...
Melbourne, FL · On-site
Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... You will closely interact with RTL designer to understand design intent and clock structure, with ...
Expert‑level verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Quick apply
Expert‑level verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Orlando, FL · On-site
$81K - $150K/yr
Translating system requirements into FPGA specifications, architectural diagrams, and detailed RTL ... design and simulation verification or a related discipline * HDL programming experience with VHDL ...
Orlando, FL · On-site
$81K - $150K/yr
Translating system requirements into FPGA specifications, architectural diagrams, and detailed RTL ... design and simulation verification or a related discipline * HDL programming experience with VHDL ...
Orlando, FL · On-site
$81K - $150K/yr
Translating system requirements into FPGA specifications, architectural diagrams, and detailed RTL ... design and simulation verification or a related discipline HDL programming experience with VHDL ...
Orlando, FL · On-site
$81K - $150K/yr
Translating system requirements into FPGA specifications, architectural diagrams, and detailed RTL ... design and simulation verification or a related discipline HDL programming experience with VHDL ...
$111K - $142K/yr
Job Title: Specialist, Electrical Engineer (FPGA) Job Code: EE3 Job Location: Palm Bay, FL Job ... Strong RTL design skills in VHDL and/or Verilog/SystemVerilog. * Practical experience writing and ...
$111K - $142K/yr
Job Title: Specialist, Electrical Engineer (FPGA) Job Code: EE3 Job Location: Palm Bay, FL Job ... Strong RTL design skills in VHDL and/or Verilog/SystemVerilog. * Practical experience writing and ...
$4.3K - $4.8K/wk
FPGA Engineers work closely with business leaders to design and deploy FPGA solutions that help ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...
$4.3K - $4.8K/wk
FPGA Engineers work closely with business leaders to design and deploy FPGA solutions that help ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...
Miami, FL · On-site
$4.3K - $4.8K/wk
FPGA Engineers work closely with business leaders to design and deploy FPGA solutions that help ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...
Miami, FL · On-site
$4.3K - $4.8K/wk
FPGA Engineers work closely with business leaders to design and deploy FPGA solutions that help ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...
$107.50 - $120/hr
FPGA Engineers work closely with business leaders to design and deploy FPGA solutions that help ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...
$107.50 - $120/hr
FPGA Engineers work closely with business leaders to design and deploy FPGA solutions that help ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...
Melbourne, FL · On-site
$114K - $151K/yr
Expert‑level verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Quick apply
Melbourne, FL · On-site
$114K - $151K/yr
Expert‑level verification engineer with strong SystemVerilog and/ or UVM experience or * FPGA ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
FPGA/Hardware Engineer/ Electrical Engineer (DO-254) - Location : Melbourne, FL Onsite all 5 days ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
FPGA/Hardware Engineer/ Electrical Engineer (DO-254) - Location : Melbourne, FL Onsite all 5 days ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Hardware Engineer/ Electrical Engineer ( DO-254 ) Location: Melbourne, FL (Onsite) Long Term ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Quick apply
Hardware Engineer/ Electrical Engineer ( DO-254 ) Location: Melbourne, FL (Onsite) Long Term ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Melbourne, FL · On-site
$114K - $151K/yr
Hardware Engineer/ Electrical Engineer (DO-254) Melbourne, FL - Onsite - High Priority Visa: Any ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Quick apply
Melbourne, FL · On-site
$114K - $151K/yr
Hardware Engineer/ Electrical Engineer (DO-254) Melbourne, FL - Onsite - High Priority Visa: Any ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Hardware Engineer/ Electrical Engineer (DO-254) Melbourne, FL - Onsite all 5 days Experience level ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Quick apply
Hardware Engineer/ Electrical Engineer (DO-254) Melbourne, FL - Onsite all 5 days Experience level ... RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
Melbourne, FL · On-site
$114K - $157K/yr
Collins Aerospace is seeking a FPGA Engineer II for the CNS (Communication, Navigation ... Develop RTL design code and simulation in VHDL, Verilog, and/or SystemVerilog. * Create testcases ...
Melbourne, FL · On-site
$114K - $157K/yr
Collins Aerospace is seeking a FPGA Engineer II for the CNS (Communication, Navigation ... Develop RTL design code and simulation in VHDL, Verilog, and/or SystemVerilog. * Create testcases ...
$114K - $157K/yr
Collins Aerospace is seeking a FPGA Engineer II for the CNS (Communication, Navigation ... Develop RTL design code and simulation in VHDL, Verilog, and/or SystemVerilog. * Create testcases ...
$114K - $157K/yr
Collins Aerospace is seeking a FPGA Engineer II for the CNS (Communication, Navigation ... Develop RTL design code and simulation in VHDL, Verilog, and/or SystemVerilog. * Create testcases ...
$30.3K - $38.3K
2% of jobs
$38.3K - $46.3K
11% of jobs
$50.6K is the 25th percentile. Wages below this are outliers.
$46.3K - $54.3K
23% of jobs
The median wage is $59.5K / yr.
$54.3K - $62.3K
22% of jobs
$62.3K - $70.3K
17% of jobs
$70.6K is the 75th percentile. Wages above this are outliers.
$70.3K - $78.4K
9% of jobs
$78.4K - $86.4K
6% of jobs
$86.4K - $94.4K
3% of jobs
$94.4K - $102.4K
3% of jobs
$102.4K - $110.4K
2% of jobs
$110.4K - $118.4K
1% of jobs
$30.3K
$65.9K
$118.4K
An RTL (Register Transfer Level) Design Engineer is responsible for designing and implementing digital circuits using hardware description languages like VHDL or Verilog. They develop and optimize high-performance, power-efficient designs for ASICs or FPGAs based on system requirements. Their role includes writing RTL code, performing simulations, debugging issues, and collaborating with verification, physical design, and architecture teams. RTL engineers ensure the design meets functional, timing, and power constraints before handing it off for further implementation.
To thrive as an RTL Design Engineer, you need a strong background in digital logic design, proficiency in hardware description languages like Verilog or VHDL, and a bachelor's or master’s degree in electrical or computer engineering. Experience with industry-standard EDA tools such as Synopsys or Cadence, and knowledge of FPGA or ASIC design flow, are typically required. Strong problem-solving, teamwork, and communication skills are essential for effective collaboration with verification teams and other engineering groups. These competencies are critical to accurately translate system requirements into robust, manufacturable hardware designs within fast-paced project timelines.
As an RTL Design Engineer, you can advance into roles such as Senior Design Engineer, Technical Lead, or even Design Manager as you gain experience and demonstrate strong technical expertise. Many professionals also transition into related areas such as verification engineering, system architecture, or product management. The role offers continuous learning opportunities and exposure to cutting-edge semiconductor technology, making it ideal for those interested in expanding their skillset. Career progression is often supported by successful project delivery, ongoing education, and active collaboration within multidisciplinary teams.
The most popular types of Rtl Design Engineer jobs in Florida are:
For Rtl Design Engineer jobs in Florida, the most frequently searched job titles are:
The top searched job categories for Rtl Design Engineer jobs in Florida are:
Cities in Florida with the most Rtl Design Engineer job openings:
$120K - $224K/yr
Full-time
Medical, Dental, Vision, Life, Retirement, PTO
Posted 7 days ago
8.1
Based on 396 frontline employees who took The Breakroom Quiz
41st of 72 rated aerospace companies
Get the full story on Breakroom
Sourced by ZipRecruiter
As a global security and aerospace company, the majority of Lockheed Martin's business is with the U.S. Department of Defense and U.S. federal government agencies.The remaining portion of Lockheed Martin's business is comprised of international government and commercial sales of products, services and platforms.
Manufacturing
10,000+ Employees
Bethesda, MD, US
1912
