2

Remote Hardware Verification Engineer Jobs in California

Network Security Engineer

San Francisco, CA · On-site +1

$123K - $168K/yr

Our loading dock sensor platform verifies all incoming and outgoing freight, aggregating data that ... hardware to ensure fleet integrity. * Architect secure, low-latency remote access and mesh VPN ...

... infrared remote sensing instruments. The ideal candidate is a self-motivated engineer with a ... D. and 3+ years of experience designing optomechanical hardware for imaging systems; or M.S. and 6+ ...

Senior Software Engineer

Berkeley, CA · On-site +1

$150K - $250K/yr

Our solvers handle the low-level details, making hardware engineering massively reusable. We're a ... Architected to support headless and remote. We may use artificial intelligence (AI) tools to ...

Senior Software Engineer

Berkeley, CA · On-site +1

$150K - $250K/yr

Our solvers handle the low-level details, making hardware engineering massively reusable. We're a ... Architected to support headless and remote. $150,000 - $250,000 a year We may use artificial ...

Provide expertise and guidance on hardware architecture from a programmer's perspective, ensuring ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...

Space Systems Engineer

Redwood City, CA · On-site +1

$150K - $250K/yr

Manage technical relationships with hardware suppliers and customers, ensuring clear interface ... S. commercial remote sensing regulations (NOAA), FCC spectrum licensing processes, and export ...

Showing results 41-60

Remote Hardware Verification Engineer information

What is the difference between Remote Hardware Verification Engineer vs Remote Firmware Engineer?

AspectRemote Hardware Verification EngineerRemote Firmware Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; hardware verification certificationsBachelor's in Computer Engineering, Electrical Engineering, or related; embedded systems certifications
Work EnvironmentDesign labs, hardware testing setups, remote collaboration toolsSoftware development environments, embedded systems labs, remote coding platforms
Employer & Industry UsageElectronics, semiconductor, hardware manufacturing companiesConsumer electronics, IoT, embedded systems industries
Common Search & ComparisonYesYes

The Remote Hardware Verification Engineer focuses on testing and validating physical hardware components, ensuring they meet specifications. In contrast, the Remote Firmware Engineer develops and maintains embedded software that runs on hardware devices. Both roles often collaborate but differ in their core responsibilities, credentials, and work environments.

What are the most commonly searched types of Hardware Verification Engineer jobs in California? The most popular types of Hardware Verification Engineer jobs in California are:
What job categories do people searching Remote Hardware Verification Engineer jobs in California look for? The top searched job categories for Remote Hardware Verification Engineer jobs in California are:
What cities in California are hiring for Remote Hardware Verification Engineer jobs? Cities in California with the most Remote Hardware Verification Engineer job openings:

Senior Principal Software Engineer - Accelerated Verification IP

Cadence Design Systems Inc.

San Jose, CA • On-site, Remote

$154K - $286K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Re-posted 25 days ago


Cadence Design Systems rating

9.0

Company rating: 9.0 out of 10

Based on 5 frontline employees who took The Breakroom Quiz

33rd of 242 rated software companies


Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

The AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business is a core part of Cadence's Virtual Emulation and System Verification portfolio, enabling highperformance verification on Palladium and Protium platforms. The team builds highperformance protocol solutions that enable customers to verify complex SoCs and systems at much higher speed and scale than traditional simulation.

Together, AVIP and VB are critical to customers building highperformance compute, AI, networking, and memorycoherent systems, where early software bringup, performance analysis, and protocol compliance are essential.

The AVIP / Virtual Bridge R&D team designs, implements, and productizes protocol solutions that span hardware, software, and systemlevel verification. The team works across multiple layers, including:

  • Protocol architecture and feature definition
  • Highperformance transactor and BFM development
  • Hardwaresoftware cosimulation and emulation flows
  • Debug, logging, performance profiling, and compliance features
  • Customer enablement, escalations, and interoperability validation

The team supports a broad portfolio of industrystandard protocols, such as PCIe, CXL, Ethernet, USB, UCIe, and emerging interconnects, and works closely with emulation platform teams, controller/PHY teams, and customers.

This role will contribute directly to the development and enhancement of PCIe/CXL AVIP and/or PCIe/CXL Virtual Bridge products, focusing on protocol functionality, performance, and robustness. Depending on the specific protocol area, the work may involve:

  • Implementing PCIe protocol features and state machines
  • Enhancing performance and scalability on emulation platforms
  • Developing debug, trace, and analysis capabilities
  • Supporting systemlevel and softwaredriven use cases via PCIe Virtual Bridge
  • Working with customers and field teams to resolve issues and deliver solutions related to PCIe and CXL

In this role, the engineer will be responsible for designing, developing, and maintaining PCIe/CXL AVIP/VB components as part of a larger protocol solution. The role is handson and spans feature development, validation, and customer readiness.

Key responsibilities include:
  • Designing and implementing protocol functionality in PCIe AVIP and/or Virtual Bridge components
  • Developing and debugging BFMs, transactors, and associated software interfaces
  • Ensuring correctness, performance, and scalability in emulation and acceleration flows
  • Collaborating with crossfunctional teams
  • Participating in feature bringup, regression, and release activities
  • Supporting customer issues, reproducing problems, and delivering fixes

What you'll need

  • BS with a minimum of 10 years of experience OR MS with a minimum of 7 years of experience OR PhD with a minimum of 5 years of experience
  • Strong fundamentals in digital design, computer architecture, and systemlevel verification
  • Experience with hardware description languages (SystemVerilog/Verilog) and/or C/C++
  • Understanding of standard interconnect or IO protocols (e.g., PCIe, CXL, NVMe)
  • Familiarity with emulation, acceleration, or hybrid verification flows is a strong plus
  • Good debugging skills using waveforms, logs, and protocol analyzers
  • Ability to work across hardware and software boundaries

The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

What Cadence Design Systems employees say

Workplace

Get the full story on Breakroom