ZipRecruiter

Log In

1

Ran Optimization Jobs (NOW HIRING)

Airspan

FPGA DESIGN ENGINEER

Warren, NJ · On-site

$127K - $176K/yr

As an FPGA Design Engineer , you will be responsible for designing, implementing, and optimizing FPGA-based solutions for wireless communication applications, including 4G, 5G, and O-RAN systems. You ...

Ericsson

Early Career: Engineer II - Svcs RF

Plano, TX · On-site

... optimal coverage, capacity, and performance * Design Ericsson Radio Dot System (RDS), Passive DAS, and other in-building wireless solutions using Ericsson RAN products * Conduct site surveys and ...

AditiStaffing

DAS Engineer

Charlotte, NC · On-site

... of tools to ensure optimal and reliable service for Verizon Wireless customers, as well as ... and RAN Networks using traditional and innovative means. Investigates and resolves customer ...

Airspan

PRODUCTION TEST ENGINEER

Plano, TX · On-site

At Airspan, we're on the cutting edge of 4G and 5G RAN software and hardware development, creating ... optimizing test processes and automated test SW to ensure high-quality, reliable products in a ...

previous page

Showing results 41-60

All JobsRan Optimization Jobs

Ran Optimization information

See salary details

$40

$59

$81

How much do ran optimization jobs pay per hour?

As of Aug 5, 2026, the average hourly pay for ran optimization in the United States is $59.65, according to ZipRecruiter salary data. Most workers in this role earn between $43.27 and $73.56 per hour, depending on experience, location, and employer.

What is the difference between Ran Optimization vs Network Optimization?

AspectRan OptimizationNetwork Optimization
FocusOptimizing radio access network parameters for better coverage and performanceImproving overall network efficiency, including core and access networks
CredentialsTelecom engineering certifications, LTE/5G knowledgeTelecom engineering certifications, network architecture expertise
Work EnvironmentCell sites, radio network equipment, field and lab settingsNetwork operations centers, data analysis, planning offices
Industry UsageMobile carriers, telecom service providersMobile carriers, telecom infrastructure companies

While both roles involve optimizing network performance, Ran Optimization specifically targets radio access network parameters to enhance coverage and user experience. Network Optimization has a broader scope, focusing on overall network efficiency, including both radio and core network components. Professionals often work together but specialize in different areas of telecom network performance improvement.

What is RAN Optimization?

RAN Optimization refers to the process of improving the performance and efficiency of a Radio Access Network (RAN), which is a crucial part of mobile communication systems. It involves analyzing network data, identifying issues such as coverage gaps, dropped calls, or slow data speeds, and implementing solutions to enhance user experience and network capacity. RAN Optimizers use specialized tools to monitor network performance, adjust configurations, and recommend upgrades. This role is essential for maintaining high-quality wireless services as network demands grow and technologies evolve.

What are some of the most common challenges faced by professionals in RAN Optimization, and how can they be addressed?

One of the most common challenges in RAN Optimization is balancing network performance with resource constraints, as optimizers must enhance coverage and capacity without causing interference. Additionally, adapting to rapid technological changes, such as 5G rollouts, requires continuous learning and flexibility. Effective collaboration with cross-functional teams, including RF engineers and network planners, is essential to implement optimization strategies that align with overall business goals. Staying updated on the latest tools and best practices, as well as proactively analyzing network data, can help professionals address these challenges successfully.

What are the key skills and qualifications needed to thrive as a RAN Optimization engineer?

To thrive as a RAN Optimization Engineer, you need strong knowledge of radio access network (RAN) technologies, cellular communications, and typically a degree in telecommunications or electrical engineering. Proficiency in tools such as TEMS, Actix, and network management systems, as well as relevant certifications like CCNA or 5G-related credentials, is often required. Analytical thinking, problem-solving, and effective communication are crucial soft skills for identifying network issues and collaborating with cross-functional teams. These skills ensure optimal network performance, efficient troubleshooting, and high-quality service for mobile network users.
More about Ran Optimization jobs
What cities are hiring for Ran Optimization jobs? Cities with the most Ran Optimization job openings:
What states have the most Ran Optimization jobs? States with the most job openings for Ran Optimization jobs include:
What job categories do people searching Ran Optimization jobs look for? The top searched job categories for Ran Optimization jobs are:
Ran Optimization jobs near you
Infographic showing various Ran Optimization job openings in the United States as of July 2026, with employment types broken down into 100% Full Time. Highlights an 87% In-person, and 13% Hybrid job distribution, with an average salary of $124,067 per year, or $59.6 per hour.

FPGA DESIGN ENGINEER

Airspan

Warren, NJ • On-site

$127K - $176K/yr

Full-time

Re-posted 27 days ago

Job description

Airspan Careers
FPGA DESIGN ENGINEER
Location: Warren, New Jersey or Plano, TX, Remote possible if perfect fit and live in another location
Company: AirSpan Networks
About AirSpan
AirSpan Networks is a global provider of innovative 4G and 5G network solutions, enabling efficient and cost-effective connectivity for operators, enterprises, and industrial applications. We are seeking an experienced FPGA Design Engineer to contribute to the development of cutting-edge wireless communication systems.
Job Description
As an FPGA Design Engineer, you will be responsible for designing, implementing, and optimizing FPGA-based solutions for wireless communication applications, including 4G, 5G, and O-RAN systems. You will work closely with system architects, software engineers, and verification engineers to develop high-performance digital hardware solutions.
Key Responsibilities:
  • Design and implement FPGA-based digital signal processing (DSP) and communication systems.
  • Develop RTL designs in Verilog/System Verilog, ensuring efficient and high-performance implementations.
  • Integrate and optimize FPGA-based modules for wireless technologies, including 4G, 5G, and O-RAN architectures.
  • Perform FPGA synthesis, timing analysis, and resource utilization optimization.
  • Collaborate with verification engineers to define test benches and validate designs.
  • Debug and troubleshoot FPGA-based systems using simulation tools and hardware debugging techniques.
  • Work with C/C++ and Python for algorithm modeling and hardware/software co-design.
  • Implement high-speed interfaces such as PCIe, Ethernet, and JESD204B.
  • Document design specifications, test results, and technical reports.

Qualifications & Experience:
Critical Skills: O-RAN, DSP, Xilinx FPGA, RF-SOC, PTP, Ethernet
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 10 years of experience in FPGA design and development.
  • Proficiency in Verilog/SystemVerilog for digital logic design.
  • Experience with FPGA development tools such as Xilinx Vivado, Intel Quartus
  • Knowledge of wireless communication systems, 4G/5G networks, and O-RAN architectures.
  • Knowledgeable with PTP protocol IEEE1588 (PTPv2)).
  • Strong understanding of DSP algorithms and their FPGA implementations.
  • Experience in debugging in the lab using Vivado ILAs and Experience using Signal Generators and analyzers
  • Familiarity with high-speed communication protocols (PCIe, Ethernet, JESD204B, CPRI, etc.).
  • Experience with C/C++ and Python for hardware modeling and testing.
  • Strong problem-solving and analytical skills with a proactive approach to debugging complex systems.

Preferred Skills:
  • Experience with FPGA-based acceleration for AI/ML applications.
  • Understanding of MATLAB/Simulink for DSP algorithm verification.
  • Knowledge of power optimization techniques for FPGA designs.
  • Experience with Linux device drivers and embedded systems.

Apply