1

Physical Design Engineer Internship Jobs (NOW HIRING)

Physical Design Engineer

Cupertino, CA · On-site

$167K - $172K/yr

We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming ...

Physical Design Engineer

San Francisco, CA · On-site

$160K - $164K/yr

We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming ...

Physical Design Engineer

San Francisco, CA · On-site

$160K - $164K/yr

We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming ...

Physical Design Engineer

Sonoma, CA · Hybrid

$152K - $156K/yr

Physical Design Engineer (PD/PnR) Location: Bay Area / Austin (Hybrid Job Summary Seeking a Physical Design Engineer with strong hands-on experience in block-level and top-level Place & Route using ...

Physical Design Engineer

Santa Clara, CA · On-site

$159K - $164K/yr

Physical Design Engineer Location: Santa Clara, CA About the role: We are seeking a seasoned Physical Design Engineer with a strong background in all aspects of Physical Design and Implementation ...

Physical Design Engineer

San Jose, CA

$159K - $164K/yr

Physical Design Engineer / Staff Engineer Location : San Jose CA Contract More than 12 months Relocation consultants are also considerable.. Job Responsibilities: We are seeking experienced Physical ...

Physical Design Engineer

San Francisco, CA · On-site

$160K - $164K/yr

We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming ...

$140K - $156K/yr

The Physical Design Engineer willbe an integral part of the physical design team with all aspects of physical design implementation and verification tasks for Ambarella's cutting edgelow powerAISoC ...

Physical Design Engineer

Sunnyvale, CA · On-site

$159K - $164K/yr

Physical Design Engineer Location:Sunnyvale, CA OR Austin,TX Duration: Long term experience: 5-18 years only ( No 18+ years profile) Job Overview: We are looking for a highly skilled Physical Design ...

Physical Design Engineer

Cupertino, CA · On-site

$181K - $318K/yr

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII.","responsibilities":"Generate ...

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Physical Design Engineer

$139K - $143K/yr

Overall, 7 to 12 yrs of exp as a Physical Design Engineer. (Remote Opening) Must Have : Advance Node Exp 3nm/5nm,Full Chip Integration, Advance/Complex SOC Integration, Cadence/Synopsys (Innovus ...

Physical Design Engineer

San Jose, CA · On-site

$159K - $164K/yr

Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized semiconductor solutions for the edge, building processors capable of running AI workloads alongside ...

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Physical Design Engineer

Bodega Bay, CA · On-site

$147K - $272K/yr

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII.","responsibilities":"Your ...

Physical Design Engineer

Cupertino, CA · On-site

$126K - $220K/yr

Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include ...

Physical Design Engineer Etched is looking for exceptional PD engineers to join our team. The candidate will be responsible for working with 3rd party design services to implement and verify physical ...

next page

Showing results 1-20

Physical Design Engineer Internship information

See salary details

$95K

$141.5K

How much do physical design engineer internship jobs pay per year?

As of Jun 18, 2026, the average yearly pay for physical design engineer internship in the United States is $139,408.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $140,000.00 per year, depending on experience, location, and employer.

What is the difference between Physical Design Engineer Internship vs Digital IC Design Engineer?

AspectPhysical Design Engineer InternshipDigital IC Design Engineer
Required CredentialsTypically pursuing or recent graduate in Electrical Engineering or Computer EngineeringBachelor's or Master's in Electrical Engineering, Computer Engineering, or related field
Work EnvironmentInternship setting within semiconductor or electronics companies, hands-on design tasksFull-time professional role, involved in digital circuit design and verification
Employer & Industry UsageUsed by semiconductor companies, chip design firms, and tech companies for trainingFull-time employment in similar companies, focusing on digital IC development

The Physical Design Engineer Internship provides hands-on experience in chip layout and physical implementation, often for students or recent grads. In contrast, the Digital IC Design Engineer role involves full-time digital circuit design and verification. Both roles are essential in semiconductor development, but internships serve as entry points for aspiring engineers to gain industry exposure.

How much do VLSI interns get paid?

VLSI internship salaries typically range from $20 to $40 per hour, depending on the company, location, and the intern's experience. Paid internships often include opportunities to work with industry-standard tools and gain practical experience in chip design and verification.

Is a 3.0 GPA good for internships?

For a Physical Design Engineer Internship, a 3.0 GPA is generally considered acceptable, especially if complemented by relevant skills such as knowledge of EDA tools and digital design. While some companies prefer higher GPAs, practical experience, technical skills, and project work can also be important factors in the application process.

What are Physical Design Engineer internships?

Physical Design Engineer internships are opportunities for students or recent graduates to gain hands-on experience in the field of semiconductor design, focusing on the physical implementation of integrated circuits (ICs). Interns typically work alongside experienced engineers to learn about tasks such as floorplanning, placement, routing, timing analysis, and verification using industry-standard Electronic Design Automation (EDA) tools. These internships provide exposure to the complete chip design flow, allowing interns to apply their knowledge of digital design and learn about key challenges in transforming logical circuit designs into manufacturable silicon. The experience is highly valuable for those seeking a career in VLSI or hardware engineering.

What are the key skills and qualifications needed to thrive as a Physical Design Engineer Intern, and why are they important?

To thrive as a Physical Design Engineer Intern, you generally need a solid understanding of digital circuit design, VLSI concepts, and coursework in electrical or computer engineering. Familiarity with EDA tools like Cadence, Synopsys, or Mentor Graphics, along with knowledge of scripting languages such as TCL or Python, is typically required. Strong analytical thinking, attention to detail, and effective communication skills help interns excel in team environments and complex problem-solving. These skills and qualifications are vital for ensuring accurate, efficient chip design and successful integration within engineering teams.

What are the big 4 internships?

The 'Big 4' internships typically refer to internship programs offered by the four largest professional services firms: Deloitte, PricewaterhouseCoopers (PwC), Ernst & Young (EY), and KPMG. These firms offer internships in areas such as consulting, audit, tax, and advisory, providing valuable experience for students pursuing careers in accounting, finance, and consulting. For a Physical Design Engineer Internship, relevant internships might be with semiconductor companies or tech firms, but the 'Big 4' are primarily known for accounting and consulting roles.

What is a physical design internship?

A physical design internship is a temporary position where interns assist in the implementation and optimization of integrated circuit layouts, focusing on tasks such as placement, routing, and timing analysis. Interns typically gain experience with electronic design automation (EDA) tools and work closely with engineering teams to ensure chip performance and manufacturability.

What are some typical projects or tasks a Physical Design Engineer intern can expect to work on during their internship?

As a Physical Design Engineer intern, you’ll typically assist with tasks such as floorplanning, placement, clock tree synthesis, and routing for integrated circuit (IC) designs. You may also help analyze timing, power, and area, supporting senior engineers in optimizing chip layouts. Interns often use industry-standard EDA tools and collaborate closely with teams in RTL design and verification. This hands-on experience allows you to develop your technical skills while gaining insight into the collaborative workflow of semiconductor design.
More about Physical Design Engineer Internship jobs
What cities are hiring for Physical Design Engineer Internship jobs? Cities with the most Physical Design Engineer Internship job openings:
What are the most commonly searched types of Physical Design Engineer jobs? The most popular types of Physical Design Engineer jobs are:
What states have the most Physical Design Engineer Internship jobs? States with the most job openings for Physical Design Engineer Internship jobs include:
Physical Design Engineer

Physical Design Engineer

Apple

Cupertino, CA • On-site

$167K - $172K/yr

Full-time

Posted 19 days ago


Apple rating

8.1

Company rating: 8.1 out of 10

Based on 661 frontline employees who took The Breakroom Quiz

6th of 30 rated technology retailers


Job description

At Apple we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day. In this role, we will be at the center of a PHY design effort working with architecture, CAD, timing, and logic design teams, with a critical impact on delivering outstanding PHY designs. You will be required to do physical designs of outstanding PHY design.
As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Generate block/chip level static timing constraints. Build full chip floor-plan including pin placement, partitions and power grid. Develop and validate high performance low power clock network guidelines. Perform block level place and route and close the design to meet timing, area and power constraints. Generate and Implement ECOs to fix timing, noise and EM IR violations. Run Physical Design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers. Participate in establishing CAD and physical design methodologies for correct by construction designs. Assist in flow development for chip integration.
Bachelors of Science in Electrical Engineering and 10+ years experience preferred.
The ideal candidate will have deep design experience in high PHY and/or SOC designs.Deep Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route.Experience in developing and implementing Power-grid and Clock specifications.Strong understanding of all aspects of Physical construction, Integration and Physical Verification.Shown Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able with logic design team for timing fixes.Power user of industry standard Physical Design & Synthesis tools.Deep Understanding of scripting languages such as Perl/Tcl, solid understanding of Extraction and STA methodology and tools.Deep Understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level.

What Apple employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Apple logo

About Apple

Sourced by ZipRecruiter

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Cupertino, CA, US

Year founded

1976