ZipRecruiter

Log In

1

Pnr Physical Design Engineer Jobs (NOW HIRING)

Apple

CPU Physical Design Engineer

Beaverton, OR · On-site

$141K - $145K/yr

Description As a CPU Physical Design Engineer, you will drive or participate in the following: • ... PNR tool features and optimizations and their adoption in CPU design • Will work with x ...

Apple

CPU Physical Design Engineer

Beaverton, OR · On-site

$141K - $145K/yr

Description As a CPU Physical Design Engineer, you will drive or participate in the following: • ... PNR tool features and optimizations and their adoption in CPU design • Will work with x ...

Xforia, Inc.

Physical Design Engineer

Sunnyvale, CA · On-site

$162K - $166K/yr

Job Title: Physical Design Engineer Location: Sunnyvale, CA Note: Highlighted skills are must to ... tools PnR tools like Innovus, Prime time/Tempus etc. • Candidate should be ready to work from ...

Tenstorrent

Physical Design Engineer, PnR

Austin, TX · On-site

$100K - $500K/yr

Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions ... Execute synthesis, PNR, and STA for assigned partitions of a complex AI SoC. * Help close EM/IR ...

Apple

CPU Physical Design Engineer

Santa Clara, CA · On-site

$159K - $164K/yr

Description As a CPU Physical Design Engineer, you will drive or participate in the following: • ... PNR tool features and optimizations and their adoption in CPU design • Will work with x ...

Apple

CPU Physical Design Engineer

Santa Clara, CA · On-site

$159K - $164K/yr

Description As a CPU Physical Design Engineer, you will drive or participate in the following: • ... PNR tool features and optimizations and their adoption in CPU design • Will work with x ...

Apple

CPU Physical Design Engineer

Beaverton, OR · On-site

$184K - $324K/yr

Description As a CPU Physical Design Engineer, you will drive or participate in the following: • ... PNR tool features and optimizations and their adoption in CPU design • Will work with x ...

Talent 101, Inc.

Physical Design Engineer

Frisco, TX · On-site

$127K - $131K/yr

This is a full time position with our company doing Physical Design Engineering. What you'll do ... Own full PnR flow: placement, CTS, routing, optimization, ECOs * Run, debug, and close DRC/LVS for ...

Apple

CPU Physical Design Engineer

Beaverton, OR · On-site

$184K - $324K/yr

Description As a CPU Physical Design Engineer, you will drive or participate in the following: • ... PNR tool features and optimizations and their adoption in CPU design • Will work with x ...

Apple

CPU Physical Design Engineer

Beaverton, OR · On-site

$184K - $324K/yr

Description As a CPU Physical Design Engineer, you will drive or participate in the following: • ... PNR tool features and optimizations and their adoption in CPU design • Will work with x ...

Apple

SoC Physical Design Engineer, PnR

Austin, TX · On-site

$134K - $138K/yr

Description • You will be responsible for all aspects of physical design implementation from RTL2GDS including PnR, bump/RDL, STA, physical verification, EMIR, sign-off • You will also ...

Apple

SoC Physical Design Engineer, PnR

Beaverton, OR · On-site

$141K - $145K/yr

... physical design, identify potential solutions, and drive execution. - Drive optimization of PnR ... Preferred Qualifications MS in Electrical/Electronics/Computer Engineering or related field.

Talent 101 Inc

Physical Design Engineer

Frisco, TX · On-site

$100 - $125/hr

About the role This is a full time position with our company doing Physical Design Engineering ... Own full PnR flow: placement, CTS, routing, optimization, ECOs * Run, debug, and close DRC/LVS for ...

Apple

CPU Physical Design Engineer

Beaverton, OR · On-site

$184K - $324K/yr

Description As a CPU Physical Design Engineer, you will drive or participate in the following: • ... PNR tool features and optimizations and their adoption in CPU design • Will work with x ...

next page

Showing results 1-20

All JobsConstruction JobsCivil Engineering JobsCivil Engineering Designer JobsPnr Physical Design Engineer Jobs

Pnr Physical Design Engineer information

See salary details

$95K

$141.5K

How much do pnr physical design engineer jobs pay per year?

As of Sep 8, 2026, the average yearly pay for pnr physical design engineer in the United States is $139,408.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $140,000.00 per year, depending on experience, location, and employer.

What is a Pnr Physical Design Engineer?

PnR Physical Design Engineers, or Place and Route Physical Design Engineers, are professionals who work on the physical implementation of integrated circuit (IC) designs. They are responsible for converting logical circuit designs into layouts that can be manufactured on silicon chips, ensuring optimal placement and routing of components to meet performance, power, and area requirements. Their work involves using Electronic Design Automation (EDA) tools to address challenges such as signal timing, power distribution, and manufacturability. This role is critical in the semiconductor industry, particularly in the development of CPUs, GPUs, and ASICs.

What are the key skills and qualifications needed to thrive as a Pnr Physical Design Engineer, and why are they important?

To thrive as a PnR Physical Design Engineer, you need a solid background in VLSI design, digital electronics, and experience with CMOS technology, often supported by a degree in electrical engineering or a related field. Expertise in EDA tools such as Cadence Innovus, Synopsys ICC2, and knowledge of scripting languages like TCL or Perl are typically required. Strong problem-solving, attention to detail, and effective communication are essential soft skills in this field. These competencies ensure high-performance, manufacturable chip designs while meeting strict timing, power, and area constraints in semiconductor development.

What are some common challenges faced by Pnr Physical Design Engineers during tapeout, and how can they be addressed?

PnR Physical Design Engineers often encounter challenges such as timing closure, congestion management, and meeting power targets during the tapeout phase. These issues can be addressed by closely collaborating with the front-end design and verification teams, optimizing floorplanning, and utilizing advanced EDA tools for iterative improvements. Proactive identification of critical paths and effective communication with stakeholders are essential to ensure successful tapeout within project timelines.

What is the difference between Pnr Physical Design Engineer vs ASIC Physical Design Engineer?

AspectPnr Physical Design EngineerASIC Physical Design Engineer
CredentialsBachelor's or Master's in Electrical/Electronic Engineering, VLSI DesignBachelor's or Master's in Electrical/Electronic Engineering, VLSI Design
Work EnvironmentSemiconductor companies, EDA tool environments, chip design teamsSemiconductor companies, EDA tool environments, chip design teams
Industry UsageUsed during the final stages of chip layout to ensure timing and routingUsed throughout the entire ASIC design process, including logic to physical implementation

The Pnr Physical Design Engineer specializes in the placement and routing phase of chip design, focusing on physical implementation and timing closure. In contrast, the ASIC Physical Design Engineer covers a broader scope, including logic synthesis, floorplanning, and physical design. Both roles require similar skills and work environments but differ in their specific responsibilities within the ASIC design flow.

What are popular job titles related to Pnr Physical Design Engineer jobs?

For Pnr Physical Design Engineer jobs, the most frequently searched job titles are:

Infographic showing various Pnr Physical Design Engineer job openings in the United States as of September 2026, with employment types broken down into 2% As Needed, 73% Full Time, 20% Part Time, 1% Temporary, 3% Contract, and 1% Nights. Highlights an 96% Physical, 1% Hybrid, and 3% Remote job distribution, with an average salary of $139,408 per year, or $67 per hour.

Physical Design Engineer

Mountain View, CA • On-site

Tanisha Systems, Inc.
1 - 5K employees
Learn more about Tanisha Systems, Inc.external

$159K - $163K/yr

Other

Posted 8 days ago

Job description

Physical Design Engineer (PnR / PPA / Timing Closure)
Mountain View CA
Open to Both FTE and Contract Option
Salary: Market
We are looking for a Physical Design Engineer with strong expertise in Place & Route (PnR), Power-Performance-Area (PPA) optimization, and timing convergence for advanced technology nodes.
Key Responsibilities
• Drive block-level physical design implementation from netlist to GDSII.
• Perform floorplanning, power planning, placement, clock tree synthesis (CTS), routing, and physical verification.
• Optimize designs for Power, Performance, and Area (PPA) targets.
• Achieve timing closure across multiple corners and modes.
• Analyze and resolve setup, hold, transition, capacitance, and noise violations.
• Develop and maintain timing constraints (SDC) and STA signoff methodologies.
• Perform EMIR (Electromigration & IR Drop) analysis and closure.
• Collaborate with RTL, DFT, STA, and Signoff teams to ensure successful tapeout.
• Debug physical design issues and drive design convergence within project schedules.
Required Skills
• Strong experience in Physical Design and PnR flow.
• Hands-on expertise in:
o Floorplanning
o Placement & Optimization
o Clock Tree Synthesis (CTS)
o Routing
o Timing Closure
o Static Timing Analysis (STA)
o Timing Constraints (SDC)
o EMIR Analysis
o PPA Optimization
• Experience with industry-standard EDA tools such as:
o Synopsys Fusion Compiler / ICC2
o PrimeTime
o Cadence Innovus (optional)
o RedHawk / Voltus (EMIR)
• Good understanding of low-power design techniques and signoff methodologies.
Preferred Qualifications
• Bachelor's or Master's degree in Electrical/Electronics Engineering.
• Experience in advanced nodes (7nm/5nm/3nm preferred).
• Strong debugging and problem-solving skills.
• Experience working with cross-functional silicon teams.

Apply